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In the past two decades, imaging sensors and detectors have developed 
tremendously.  This technology has found its way into a number of areas, such as 
space missions, synchrotron light sources, and medical imaging.  Nowadays, 
detectors and custom ICs are routine in high-energy physics applications.  Electronic 
readout circuits have become a key part of every modern detector system.  Many 
sensing circuits in detectors depend upon accumulating charge on a capacitor.  The 
charge uncertainty on the capacitor when it is reset causes a signal error known as 
reset noise.  Therefore, low noise readout circuitry capable of driving high input 
capacitance is essential for detector systems.  
A low noise pre-amplifier/amplifier readout circuitry has been designed and 
fabricated in 0.13 mµ  IBM CMOS8RF process technology.  The pre-amplifier/ 
amplifier chain employs correlated double sampling at the input to suppress the kTC 
noise without any additional circuitry.  In order to increase the signal-to-noise ratio, 
  
capacitive matching is used at the amplifier input.  The experimental results of the 
signal processing chain employing capacitive matching and correlated double 
sampling show more than 60 times improvement in the signal-to-noise ratio over the 
same circuit without these improvements. 
In this dissertation a novel auto-zeroing technique is introduced as well.  This 
technique uses a nulling point other than the amplifier’s input and output to perform 
the auto-zeroing operation.  The auto-zeroing is performed by taking advantage of 
emitter degeneration in the input transistor pair of the differential pair.  For testing 
purposes this technique is implemented on a telescopic cascode differential amplifier.  
The auto-zeroed telescopic cascode differential amplifier has also been designed and 
fabricated in 0.13 mµ  IBM CMOS8RF process technology.  This auto-zeroing 












LOW NOISE PRE-AMPLIFIER/AMPLIFIER CHAIN FOR HIGH CAPACITANCE 













Dissertation submitted to the Faculty of the Graduate School of the  
University of Maryland, College Park, in partial fulfillment 






































































To my parents for their unconditional love 
 iii
Acknowledgements 
I would like to thank my advisor, Professor Martin Peckerar, for his guidance 
and support during the past three years.  His understanding, flexibility, and vision 
have been truly inspiring.  Professor Peckerar allowed me to work independently and 
explore different ideas, but at the same time he was always available for discussing 
problems and providing me with valuable insights. 
I would also like to thank Professors Pamela Abshire, Aris Christou, Timothy 
Horiuchi, and Kristin Rosfjord for being on my committee and for providing me with 
valuable suggestions during my study. 
I would like to thank NASA Goddard Space Flight Center for providing the 
financial assistance for my research. 
My warmest thanks go to my colleagues and my friends at UMD and at the 
ADSL lab at the ECE department.  In particular, I would like to convey my gratitude 
to my friends, Jimmy Wienke, Yves Ngu, and Jeff Allnut.  I will deeply miss the long 
nontechnical and technical conversations with them inside and outside the lab during 
the past three years.  I would like to thank Robert Nagele from the Naval Research 
Laboratory for providing me with some of the test equipment. 
Last but not least, I would like to give my deepest thanks to my parents and 
my brother for their unconditional love, support, and their belief in me. Certainly, this 
thesis would have not been possible without their support.  I am grateful to my 
parents, Iraj Adl and Parivash Haeri, for their support and their sacrifice that has 
helped me reach to this stage.  My father's perfectionism and my mother's 
encouragement has been always a great motivation for me.  I thank my brother, 
 iv
Ahmad Hossein, for his unlimited kindness.  I dedicate this thesis to my family as an 
inadequate but sincere expression of appreciation and love. 
 v
Table of Contents 
 
 
Dedication ..................................................................................................................... ii 
Acknowledgements...................................................................................................... iii 
Table of Contents.......................................................................................................... v 
List of Tables .............................................................................................................. vii 
List of Figures ............................................................................................................ viii 
Chapter 1:  Introduction ................................................................................................ 1 
Chapter 2:  Review of VLSI Read out in Detector Systems......................................... 4 
2.1 Introduction......................................................................................................... 4 
2.2 Signal Processing Chain in Radiation Detector Systems.................................... 4 
2.2.1 Pre-amplifier/Amplifier ............................................................................... 5 
2.2.2 Pulse Shaper................................................................................................. 8 
Chapter 3:  Amplifier Architectures ........................................................................... 12 
3.1 Telescopic Cascode Differential Amplifier ...................................................... 12 
3.2 Folded Cascode Differential Amplifier ............................................................ 15 
3.3 Introduction to the concept of Gain Boosting................................................... 21 
3.3.1 Folded Cascode Gain Boosted Amplifier .................................................. 24 
3.4 Common Mode feedback.................................................................................. 29 
Chapter 4:  Offset........................................................................................................ 34 
4.1 Introduction....................................................................................................... 34 
4.2 DC Offset .......................................................................................................... 35 
4.3 Offset Reduction Techniques............................................................................ 39 
4.3.1 Auto-zeroing and Correlated Double Sampling ........................................ 39 
4.3.2 Correlated Double Sampling...................................................................... 43 
4.3.3 The Chopper Stabilization Technique ....................................................... 43 
4.4 Implementation Issues and Challenges............................................................. 44 
4.4.1 Switches and Their Non-ideal Effects ....................................................... 45 
4.4.2 The Open Loop Offset Cancellation Technique ........................................ 49 
4.4.3 The Closed-Loop Offset Cancellation Technique ..................................... 51 
4.4.4 Multistage Offset Storage .......................................................................... 53 
4.4.5 Closed-Loop Offset Compensation Using an Auxiliary Offset Storage.... 56 
4.4.6 Continuous-Time Auto-zeroing Amplifiers............................................... 67 
4.5 A Novel Auto-zeroing Technique Using Emitter Degeneration....................... 73 
4.5.1 Description................................................................................................. 74 
4.5.2 Simulation Results ..................................................................................... 76 
4.5.3 Experimental Results ................................................................................. 91 
4.5.3.1 Telescopic Cascode Differential Amplifier ......................................... 91 
4.5.3.2 Telescopic Cascode Amplifier with the Emitter Degeneration Auto-
zeroing Technique ........................................................................................... 98 
4.5.3.3 Comparison....................................................................................... 106 
Chapter 5:  Noise Sources in Detector Sensors ........................................................ 111 
5.1 Introduction..................................................................................................... 111 
5.2 Noise Sources in Integrated Circuits............................................................... 111 
 vi
5.2.1 Thermal Noise.......................................................................................... 111 
5.2.2 Shot Noise................................................................................................ 112 
5.2.3 Flicker Noise............................................................................................ 114 
5.2.4 Burst Noise............................................................................................... 115 
5.2.5 Avalanche Noise ...................................................................................... 116 
5.3 Noise Models of Integrated Circuits ............................................................... 117 
5.3.1 Junction Diodes........................................................................................ 117 
5.3.2 MOS Transistors ...................................................................................... 118 
5.3.3 Bipolar Junction Transistors .................................................................... 119 
5.3.4 Resistors................................................................................................... 120 
5.3.5 Capacitors and Inductors.......................................................................... 121 
5.4 Noise Analysis in Detector Circuits................................................................ 121 
5.4.1 Noise Contributions ................................................................................. 122 
5.4.1.1 Detector Leakage Current ................................................................ 122 
5.4.1.2 Parallel Resistance ........................................................................... 124 
5.4.1.3 Series Resistance............................................................................... 125 
5.4.1.4 Amplifier Input Noise ........................................................................ 125 
5.5 Equivalent Noise Charge in the Detector Front End ...................................... 126 
5.6 Effect of Feedback on Noise Performance ..................................................... 128 
Chapter 6:  Review of Previously Proposed Techniques for Noise Reduction in 
Sensor Arrays............................................................................................................ 132 
6.1 Introduction..................................................................................................... 132 
6.2 Capacitive Control .......................................................................................... 132 
6.3 Bandwidth Control.......................................................................................... 140 
6.4 Charge Control................................................................................................ 145 
6.5 Low Noise Pre-amplifier/Amplifier Chain ..................................................... 150 
Chapter 7:  A Novel Noise Reduction Technique for High Capacitance Sensor Arrays
................................................................................................................................... 153 
7.1 Introduction..................................................................................................... 153 
7.2 Pre-amplifier/Amplifier Readout Circuitry..................................................... 155 
7.3 Simulation Results .......................................................................................... 159 
7.4 Experiment Results ......................................................................................... 168 
Chapter 8:  Conclusion.............................................................................................. 186 
Bibliography ............................................................................................................. 190 
 
 vii
List of Tables 
TABLE 1: TRANSISTOR PARAMETERS FOR THE DIFFERENTIAL TELESCOPIC CASCODE 
AMPLIFIER IN FIGURE 47....................................................................................................... 78 
TABLE 2: TRANSISTOR PARAMETERS FOR THE AUTO-ZEROED DIFFERENTIAL 
TELESCOPIC CASCODE AMPLIFIER IN FIGURE 52........................................................... 82 
TABLE 3: CAPACITIVE CONTROL TECHNIQUE CIRCUIT PARAMETERS [41] .................... 139 
TABLE 4: SIMULATION PARAMETERS FOR THE BANDWIDTH CONTROL TECHNIQUE 
CIRCUIT [41]............................................................................................................................ 144 
TABLE 5: COMPONENT PARAMETERS FOR THE CHARGE CONTROL CIRCUIT [41] ........ 149 
TABLE 6: AMPLIFIER CIRCUIT PARMETERS............................................................................. 157 
TABLE 7:  SUMMARY AND COMPARISON FOR THE LOW NOISE PRE-
AMPLIFIER/AMPLIFIER CHAIN........................................................................................... 188 
TABLE 8: AUTO-ZEROING TECHNIQUE SUMMARY................................................................ 189 
 
 viii
List of Figures 
FIGURE 1: DETECTOR SIGNAL PROCESSING CHAIN .................................................................. 5 
FIGURE 2: AMPLIFIER AND DETECTOR BLOCK DIAGRAM....................................................... 5 
FIGURE 3: CHARGE SENSITIVE AMPLIFIER CONFIGURATION ................................................ 6 
FIGURE 4: INPUT AND OUTPUT WAVEFORMS OF THE PULSE SHAPER [3] ........................... 8 
FIGURE 5: A SIMPLE PULSE SHAPER USING CR DIFFERENTIATOR AS A HIGH PASS 
FILTER AND A RC INTEGRATOR AS A LOW PASS FILTER............................................... 9 
FIGURE 6: PULSE SHAPER OUTPUT VS. NUMBER OF INTEGRATORS [3] ............................. 10 
FIGURE 7: CORRELATED DOUBLE SAMPLING PULSE SHAPER ............................................. 11 
FIGURE 8: SIMPLE DIFFERENTIAL AMPLIFIER .......................................................................... 13 
FIGURE 9: TELESCOPIC CASCODE OPERATIONAL AMPLIFIER ............................................. 13 
FIGURE 10: TRANSFORMATION OF A TELESCOPIC CASCODE WITH NMOS INPUT TO A 
FOLDED CASCODE.................................................................................................................. 15 
FIGURE 11: TRANSFORMATION OF A TELESCOPIC CASCODE WITH PMOS INPUT TO A 
FOLDED CASCODE.................................................................................................................. 15 
FIGURE 12: (A) TELESCOPIC CASCODE OPERATIONAL AMPLIFIER (B) FOLDED CASCODE 
OPERATIONAL AMPLIFIER ................................................................................................... 17 
FIGURE 13: FOLDED CASCODE DIFFERENTIAL AMPLIFIER ................................................... 17 
FIGURE 14: THE EQUIVALENT HALF CIRCUIT FOR THE FOLDED CASCODE 
DIFFERENTIAL AMPLIFIER ................................................................................................... 18 
FIGURE 15: HALF CIRCUIT OF THE FOLDED CASCODE DIFFERENTIAL AMPLIFIER USED 
TO CALCULATE THE TRANSCONDUCTANCE................................................................... 18 
FIGURE 16: EQUIVALENT HALF CIRCUIT USED TO CALCULATE THE OVERALL 
TRANSCONDUCTANCE .......................................................................................................... 19 
FIGURE 17: EQUIVALENT HALF CIRCUITS USED TO CALCULATE THE OUTPUT 
RESISTANCE ............................................................................................................................. 20 
FIGURE 18: (A) GAIN BOOSTED CASCODE AMPLIFIER (B) SMALL SIGNAL MODEL FOR 
THE GAIN BOOSTED CASCODE USED TO FIND THE OUTPUT RESISTANCE ............. 21 
FIGURE 19: (A) GAIN BOOSTED CASCODE CIRCUIT (B) SMALL SIGNAL EQUIVALENT 
CIRCUIT TO CALCULATE THE OVERALL TRANS-CONDUCTANCE............................. 22 
FIGURE 20: GAIN BOOSTING TECHNIQUE APPLIED TO A FOLDED CASCODE 
DIFFERENTIAL AMPLIFIER ................................................................................................... 25 
FIGURE 21: SINGLE-ENDED GAIN BOOSTING AMPLIFIERS REPLACED BY DIFFERENTIAL 
COUNTERPARTS ...................................................................................................................... 25 
FIGURE 22: FULLY DIFFERENTIAL AMPLIFIER.......................................................................... 26 
FIGURE 23: PMOS BOOSTER SCHEMATIC ................................................................................... 28 
FIGURE 24: COMMON MODE FEEDBACK CIRCUIT APPLIED TO A SIMPLE DIFFERENTIAL 
AMPLIFIER ................................................................................................................................ 30 
FIGURE 25: COMMON MODE FEEDBACK CIRCUIT REALIZED USING TWO RESISTORS .. 31 
FIGURE 26: COMMON MODE FEEDBACK REALIZED BY TWO NMOS TRANSISTORS ....... 33 
FIGURE 27: SIMPLE DIFFERENTIAL AMPLIFIER ........................................................................ 36 
FIGURE 28: AUTO-ZEROING TECHNIQUE.................................................................................... 40 
FIGURE 29: INPUT REFERRED OFFSET VS. THE CONTROL VARIABLE (A) LARGE INITIAL 
OFFSET (B) SMALL INITIAL OFFSET ................................................................................... 42 
FIGURE 30: THE CHOPPER STABILIZATION TECHNIQUE ........................................................ 43 
FIGURE 31: SAMPLE AND HOLD CIRCUIT USED IN AUTO-ZEROING TECHNIQUES.......... 46 
FIGURE 32: SAMPLE AND HOLD CIRCUIT WITH EQUAL CAPACITORS ( hp CC = ) AND 
HALF-SIZED DUMMY SWITCHES......................................................................................... 47 
FIGURE 33: FULLY DIFFERENTIAL STRUCTURE TO CANCEL THE CHARGE INJECTION 
EFFECTS..................................................................................................................................... 48 
FIGURE 34: OPEN LOOP OFFSET CANCELLATION TECHNIQUE............................................. 49 
 ix
FIGURE 35: CLOSED LOOP OFFSET CANCELLATION (A) AUTO-ZEROING PHASE (B) 
AMPLIFICATION PHASE......................................................................................................... 51 
FIGURE 36: MULTISTAGE OFFSET CANCELLATION USING OPEN-LOOP OFFSET 
REDUTION IN EACH STAGE .................................................................................................. 53 
FIGURE 37: MULTISTAGE OFFSET CANCELLATION USING CLOSED-LOOP OFFSET 
REDUCTION IN EACH STAGE ............................................................................................... 53 
FIGURE 38: OFFSET REDUCTION USING AN ADDITIONAL AUXILIARY POINT.................. 57 
FIGURE 39: A SIMPLE REALIZATION OF A NULLING POINT IN A DIFFERENTIAL 
AMPLIFIER ................................................................................................................................ 61 
FIGURE 40: ACTUAL REALIZATION OF A NULLING POINT IN THE DIFFERENTIAL 
AMPLIFIER ................................................................................................................................ 62 
FIGURE 41: REALIZING THE INTERMEDIATE NULLING POINT FOR AUTO-ZEROING 
USING A CURRENT MIRROR................................................................................................. 64 
FIGURE 42: CURRENT MIRROR SCHEMATIC .............................................................................. 64 
FIGURE 43: CURRENT MIRROR: LOAD RESISTORS REPLACED WITH TRANSISTOR......... 65 
FIGURE 44: CURRENT MIRROR CURRENT CHANGE VS. THE NULLING VOLTAGE........... 66 
FIGURE 45: CONTINUOUS-TIME AUTO-ZEROING AMPLIFIER................................................ 68 
FIGURE 46: AUTO-ZEROING TECHNIQUE USING EMITTER DEGENERATED RESISTORS 
FOR OFFSET CANCELLATION .............................................................................................. 74 
FIGURE 47: DIFFERENTIAL TELESCOPIC CASCODE AMPLIFIER WITHOUT THE AUTO-
ZEROING TECHNIQUE............................................................................................................ 77 
FIGURE 48: GAIN VS. FREQUENCY FOR THE TELESCOPIC CASCODE AMPLIFIER IN 
FIGURE 47.................................................................................................................................. 78 
FIGURE 49: PHASE VS. FREQUENCY FOR THE TELESCOPIC CASCODE AMPLIFIER IN 
FIGURE 47.................................................................................................................................. 79 
FIGURE 50: SIMULATED DIFFERENTIAL DC OUTPUT VOLTAGES OF THE TELESCOPIC 
CASCODE AMPLIFIER............................................................................................................. 80 
FIGURE 51: SIMULATED OUTPUT OFFSET VOLTAGE FOR THE TELESCOPIC CASCODE 
DIFFERENTIAL AMPLIFIER ................................................................................................... 80 
FIGURE 52: TELESCOPIC CASCODE AMPLIFIER WITH THE EMITTER DEGENERATION 
AUTO-ZEROING TECHNIQUE................................................................................................ 82 
FIGURE 53: GAIN VS. FREQUENCY FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
DIFFERENTIAL AMPLIFIER ................................................................................................... 83 
FIGURE 54: PHASE VS. FREQUENCY FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
DIFFERENTIAL AMPLIFIER ................................................................................................... 83 
FIGURE 55:  SIMULATED OUTPUT OFFSET VOLTAGE AND CLOCK SIGNAL FOR THE 
AUTO-ZEROED TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER SHOWN IN 
FIGURE 52.................................................................................................................................. 84 
FIGURE 56: GAIN VS. FREQUENCY FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
DIFFERENTIAL AMPLIFIER WITH A CLOSED LOOP GAIN OF 10V/V ........................... 85 
FIGURE 57: PHASE VS. FREQUENCY FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
DIFFERENTIAL AMPLIFIER WITH A CLOSED LOOP GAIN OF 10V/V ........................... 86 
FIGURE 58: SIMULATED OUTPUT OFFSET VOLTAGE FOR THE AUTO-ZEROED 
TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER WITH A FEEDBACK 
CONFIGURATION OF 10K/100K............................................................................................. 86 
FIGURE 59: SIMULATED OUTPUT OFFSET VOLTAGE FOR THE AUTO-ZEROED 
TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER WITH A FEEDBACK 
CONFIGURATION OF 1M/10M ............................................................................................... 87 
FIGURE 60: GAIN VS. FREQUENCY FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
DIFFERENTIAL AMPLIFIER WITH A CLOSED LOOP GAIN OF 100V/V ......................... 88 
FIGURE 61: PHASE VS. FREQUENCY FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
DIFFERENTIAL AMPLIFIER WITH A CLOSED LOOP GAIN OF 100V/V ......................... 88 
FIGURE 62: SIMULATED OUTPUT OFFSET VOLTAGE FOR THE AUTO-ZEROED 
TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER WITH A FEEDBACK 
CONFIGURATION OF 10K/1M................................................................................................ 90 
 x
FIGURE 63: SIMULATED OUTPUT OFFSET VOLTAGE FOR THE AUTO-ZEROED 
TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER WITH A FEEDBACK 
CONFIGURATION OF 100K/10M ............................................................................................ 90 
FIGURE 64: THE CHIP LAYOUT FOR THE TELESCOPIC CASCODE DIFFERENTIAL 
AMPLIFIER SHOWN IN FIGURE 47 ....................................................................................... 92 
FIGURE 65: THE TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER LAYOUT ................. 93 
FIGURE 66: TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER CHIP ................................. 94 
FIGURE 67: TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER SHOWN IN A FEEDBACK 
CONFIGURATION WITH A CLOSED LOOP GAIN OF 10V/V............................................. 95 
FIGURE 68: EXPERIMENTAL TRANSIENT INPUT AND OUTPUT WAVEFORMS FOR THE 
TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER WITH A 10K/100K FEEDBACK 
RESISTOR CONFIGURATION................................................................................................. 95 
FIGURE 69: EXPERIMENTAL TRANSIENT INPUT AND OUTPUT WAVEFORMS FOR THE 
TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER WITH A 1M/10M FEEDBACK 
RESISTOR CONFIGURATION................................................................................................. 96 
FIGURE 70: EXPERIMENTAL TRANSIENT INPUT AND OUTPUT WAVEFORMS FOR THE 
TELESCOPIC CASCODE  DIFFERENTIAL AMPLIFIER WITH A 100K/10M FEEDBACK 
RESISTOR CONFIGURATION................................................................................................. 97 
FIGURE 71: EXPERIMENTAL TRANSIENT INPUT AND OUTPUT WAVEFORMS FOR THE 
TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER WITH A 10K/1M FEEDBACK 
RESISTOR CONFIGURATION................................................................................................. 98 
FIGURE 72: THE CHIP LAYOUT FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
DIFFERENTIAL AMPLIFIER SHOWN IN FIGURE 52 .......................................................... 99 
FIGURE 73: THE AUTO-ZEROED TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER 
LAYOUT................................................................................................................................... 100 
FIGURE 74: THE AUTO-ZEROED TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER CHIP
................................................................................................................................................... 101 
FIGURE 75: EXPERIMENTAL TRANSIENT INPUT AND OUTPUT WAVEFORMS FOR THE 
AUTO-ZEROED TELESCOPIC CASCODE DIFFERENTIAL AMPLIFIER WITH A 
10K/100K FEEDBACK RESISTOR CONFIGURATION ....................................................... 102 
FIGURE 76: EXPERIMENTAL OUTPUT OFFSET VOLTAGE, OUTPUT VOLTAGES AND THE 
CONTROL VOLTAGE VS. TIME FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
DIFFERENTIAL AMPLIFIER USED WITH A 10K/100K FEEDBACK CONFIGURATION
................................................................................................................................................... 102 
FIGURE 77: EXPERIMENTAL OUTPUT OFFSET VOLTAGE, OUTPUT VOLTAGES AND THE 
CONTROL VOLTAGE VS. TIME FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
AMPLIFIER USED WITH A 1M/10M FEEDBACK CONFIGURATION............................. 104 
FIGURE 78: EXPERIMENTAL OUTPUT OFFSET VOLTAGE, OUTPUT VOLTAGES AND THE 
CONTROL VOLTAGE VS. TIME FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
AMPLIFIER USED WITH A 100K/10M FEEDBACK CONFIGURATION.......................... 105 
FIGURE 79: EXPERIMENTAL OUTPUT OFFSET VOLTAGE, OUTPUT VOLTAGES AND THE 
CONTROL VOLTAGE VS. TIME FOR THE AUTO-ZEROED TELESCOPIC CASCODE 
AMPLIFIER USED WITH A 10K/1M FEEDBACK CONFIGURATION.............................. 106 
FIGURE 80: EXPERIMENTAL OUTPUT OFFSET VOLTAGES FOR THE AUTO-ZEROED 
TELESCOPIC CASCODE AMPLIFIER AND THE TELESCOPIC CASCODE AMPLIFIER 
USED WITH A 10K/100K FEEDBACK CONFIGURATION ................................................ 107 
FIGURE 81: EXPERIMENTAL OUTPUT OFFSET VOLTAGES FOR THE AUTO-ZEROED 
TELESCOPIC CASCODE AMPLIFIER AND THE TELESCOPIC CASCODE AMPLIFIER 
USED WITH A 1M/10M FEEDBACK CONFIGURATION................................................... 108 
FIGURE 82: EXPERIMENTAL OUTPUT OFFSET VOLTAGES FOR THE AUTO-ZEROED 
TELESCOPIC CASCODE AMPLIFIER AND THE TELESCOPIC CASCODE AMPLIFIER 
USED WITH A 100K/10M FEEDBACK CONFIGURATION................................................ 109 
FIGURE 83: EXPERIMENTAL OUTPUT OFFSET VOLTAGES FOR THE AUTO-ZEROED 
TELESCOPIC CASCODE AMPLIFIER AND THE TELESCOPIC CASCODE AMPLIFIER 
USED WITH A 10K/1M FEEDBACK CONFIGURATION.................................................... 110 
FIGURE 84: THERMAL NOISE REPRESENTATION.................................................................... 112 
 xi
FIGURE 85: SMALL SIGNAL EQUIVALENT CIRCUIT FOR JUNCTION DIODE..................... 113 
FIGURE 86: FLICKER NOISE SPECTRUM DENSITY AS A FUNCTION OF FREQUENCY .... 115 
FIGURE 87: BURST NOISE SPECTRAL DENSITY....................................................................... 116 
FIGURE 88: NOISE MODEL FOR THE JUNCTION DIODE ......................................................... 117 
FIGURE 89: MOSFET SMALL SIGNAL EQUIVALENT CIRCUIT WITH NOISE SOURCES.... 118 
FIGURE 90: EQUIVALENT BJT MODEL WITH NOISE ............................................................... 120 
FIGURE 91: A TYPICAL DETECTOR FRONT END CIRCUIT..................................................... 121 
FIGURE 92: EQUIVALENT SMALL SIGNAL CIRCUIT FOR DETECTOR NOISE ANALYSIS 122 
FIGURE 93: DETECTOR SHOT NOISE MODEL ........................................................................... 123 
FIGURE 94: NOISE MODEL FOR THE BIAS RESISTOR ............................................................. 124 
FIGURE 95: EQUIVALENT NOISE CHARGE VS. SHAPING TIME  [2] ..................................... 127 
FIGURE 96: FEEDBACK IN A NOISY CIRCUIT ........................................................................... 130 
FIGURE 97: (A) SERIES-SHUNT FEEDBACK CIRCUIT (B) SERIES-SHUNT FEEDBACK 
CIRCUIT WITH NOISE SOURCES (C) EQUIVALENT REPRESENTATION OF (D) WITH 
TWO NOISE SOURCES........................................................................................................... 131 
FIGURE 98: CAPACITIVE CONTROL TECHNIQUE SCHEMATIC ............................................ 133 
FIGURE 99: TIMING WAVEFORMS FOR THE CAPACITIVE CONTROL TECHNIQUE ......... 134 
FIGURE 100: ANALOGY- HIGH TO LOW POTENTIAL .............................................................. 135 
FIGURE 101: ANALOGY- LOW TO HIGH POTENTIAL .............................................................. 135 
FIGURE 102: ANALOGY- NO POTENTIAL DIFFERENCE.......................................................... 135 
FIGURE 103: ANALOGY FOR THE CAPACITIVE CONTROL TECHNIQUE ............................ 137 
FIGURE 104:  INPUT AND OUTPUT WAVEFORMS FOR THE CAPACITIVE CONTROL 
TECHNIQUE CIRCUIT [41] .................................................................................................... 138 
FIGURE 105: TRANSIENT NOISE WAVEFORMS FOR THE CAPACITIVE CONTROL 
TECHNIQUE [41]..................................................................................................................... 138 
FIGURE 106: BANDWIDTH CONTROL TECHNIQUE CIRCUIT SCHEMATIC......................... 141 
FIGURE 107: TIMING CONTROL TRANSIENT WAVEFORMS [41] .......................................... 141 
FIGURE 108: ANALOGY FOR THE BANDWIDTH CONTROL TECHNIQUE ........................... 142 
FIGURE 109: INPUT AND OUTPUT WAVEFORMS FOR THE BANDWIDTH CONTROL 
TECHNIQUE [41]..................................................................................................................... 143 
FIGURE 110: TRANSIENT NOISE WAVEFORMS FOR THE BANDWIDTH CONTROL 
TECHNIQUE [41]..................................................................................................................... 144 
FIGURE 111: CHARGE CONTROL TECHNIQUE CIRCUIT SCHEMATIC................................. 145 
FIGURE 112: ANALOGY FOR THE CHARGE CONTROL NOISE REDUCTION TECHNIQUE147 
FIGURE 113: INPUT AND OUTPUT TRANSIENT WAVEFORMS FOR THE CHARGE 
CONTROL TECHNIQUE [41] ................................................................................................. 148 
FIGURE 114: TRANSIENT NOISE WAVEFORM FOR THE CHARGE CONTROL NOISE 
REDUCTION TECHNIQUE [41]............................................................................................. 148 
FIGURE 115: SIMPLIFIED SIGNAL PROCESSING CHAIN SCHEMATIC ................................. 150 
FIGURE 116: DETAILED SCHEMATIC OF THE PRE-AMPLIFIER/AMPLIFIER SECTION [42]
................................................................................................................................................... 152 
FIGURE 117: PRE-AMPLIFIER/AMPLIFIER CHAIN USED IN A MULTIPLEXED DETECTOR
................................................................................................................................................... 155 
FIGURE 118: PRE-AMPLIFIER/AMPLIFIER CHAIN BLOCK DIAGRAM.................................. 156 
FIGURE 119: FOLDED CASCODE AMPLIFIER SCHEMATIC FOR EACH STAGE.................. 156 
FIGURE 120: FREQUENCY RESPONSE OF THE PRE-AMPLIFIER/AMPLIFIER EMPLOYING 
CORRELATED DOUBLE SAMPLING WITHOUT CAPACITIVE MATCHING ................ 161 
FIGURE 121: (A) SIMULATED INPUT AND (B) OUTPUT TRANSIENT WAVEFORMS OF THE 
PRE-AMPLIFIER/AMPLIFIER READOUT CIRCUITRY EMPLOYING CORRELATED 
DOUBLE SAMPLING WITHOUT CAPACITIVE MATCHING ........................................... 162 
FIGURE 122: SIMULATED EQUIVALENT OUTPUT NOISE OF THE PRE-
AMPLIFIER/AMPLIFIER EMPLOYING CORRELATED DOUBLE SAMPLING WITHOUT 
CAPACITIVE MATCHING ..................................................................................................... 163 
FIGURE 123: FREQUENCY RESPONSE OF THE PRE-AMPLIFIER/AMPLIFIER USING 
CAPACITIVE MATCHING WITHOUT CORRELATED DOUBLE SAMPLING ................ 163 
 xii
FIGURE 124: SIMULATED EQUIVALENT OUTPUT NOISE OF THE PRE-
AMPLIFIER/AMPLIFIER EMPLOYING CAPACITIVE MATCHING WITHOUT 
CORRELATED DOUBLE SAMPLING................................................................................... 164 
FIGURE 125: FREQUENCY RESPONSE OF THE PRE-AMPLIFIER/AMPLIFIER USING 
CORRELATED DOUBLE SAMPLING AND CAPACITIVE MATCHING.......................... 165 
FIGURE 126: (A) SIMULATED INPUT AND (B) OUTPUT TRANSIENT WAVEFORMS OF THE 
PRE-AMPLIFIER/AMPLIFIER READOUT CIRCUITRY USING CORRELATED DOUBLE 
SAMPLING AND CAPACITIVE MATCHING ...................................................................... 166 
FIGURE 127: SIMULATED EQUIVALENT OUTPUT NOISE OF THE PRE-
AMPLIFIER/AMPLIFIER USING CORRELATED DOUBLE SAMPLING AND 
CAPACITIVE MATCHING ..................................................................................................... 167 
FIGURE 128: THE CHIP LAYOUT FOR THE LOW NOISE PRE-AMPLIFIER/AMPLIFIER 
CHAIN SHOWN IN FIGURE 118............................................................................................ 168 
FIGURE 129: THE PRE-AMPLIFIER/AMPLIFIER LAYOUT FOR THE LOW NOISE SIGNAL 
PROCESSING CHAIN SHOWN IN FIGURE 118 .................................................................. 169 
FIGURE 130: ENHANCED VIEW OF THE LOW NOISE AMPLIFIER......................................... 169 
FIGURE 131: LOW NOISE PRE-AMPLIFIER/AMPLIFIER READOUT CIRCUITRY CHIP....... 170 
FIGURE 132: THE PRE-AMPLIFIER STAGE TEST SETUP.......................................................... 171 
FIGURE 133: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER STAGE WITH A FEEDBACK RESISTOR COMBINATION OF 10K/100K... 172 
FIGURE 134: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER STAGE WITH A FEEDBACK RESISTOR COMBINATION OF 10K/100K AT 
THE 3DB BANDWIDTH FREQUENCY OF 10MHZ............................................................. 172 
FIGURE 135: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER STAGE WITH A FEEDBACK RESISTOR COMBINATION OF 10K/1M...... 173 
FIGURE 136: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER STAGE WITH A FEEDBACK RESISTOR COMBINATION OF 10K/1M AT 
THE 3DB BANDWIDTH FREQUENCY OF 600KHZ............................................................ 174 
FIGURE 137: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER STAGE WITH A FEEDBACK RESISTOR COMBINATION OF 10K/1M AT 
10MHZ ...................................................................................................................................... 174 
FIGURE 138: TEST SETUP FOR THE PRE-AMPLIFIER/AMPLIFIER READOUT CIRCUITRY 
WITHOUT CORRELATED DOUBLE SAMPLING AND CAPACITIVE MATCHING ...... 176 
FIGURE 139: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER/AMPLIFIER READOUT CIRCUITRY WITH A CLOSED LOOP GAIN OF 
100V/V ...................................................................................................................................... 176 
FIGURE 140: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER/AMPLIFIER READOUT CIRCUITRY WITH A CLOSED LOOP GAIN OF 
100V/V ...................................................................................................................................... 177 
FIGURE 141: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER/AMPLIFIER READOUT CIRCUITRY WITHOUT CORRELATED DOUBLE 
SAMPLING AND CAPACITIVE MATCHING WITH A CLOSED LOOP GAIN OF 100V/V
................................................................................................................................................... 178 
FIGURE 142: FREQUENCY SPECTRUM FOR THE PRE-AMPLIFIER/AMPLIFIER READOUT 
CIRCUITRY WITHOUT CORRELATED DOUBLE SAMPLING AND CAPACITIVE 
MATCHING WITH A CLOSED LOOP GAIN OF 100V/V.................................................... 179 
FIGURE 143: TEST SETUP FOR THE PRE-AMPLIFIER/AMPLIFIER CHAIN EMPLOYING 
CORRELATED DOUBLE SAMPLING................................................................................... 180 
FIGURE 144: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER/AMPLIFIER READOUT CIRCUITRY WITH A CLOSED LOOP GAIN OF 
100V/V ...................................................................................................................................... 180 
FIGURE 145: FREQUENCY SPECTRUM FOR THE PRE-AMPLIFIER/AMPLIFIER READOUT 
CIRCUITRY EMPLOYING CORRELATED DOUBLE SAMPLING WITH A CLOSED LOOP 
GAIN OF 100V/V ..................................................................................................................... 181 
FIGURE 146: TEST SETUP FOR THE PRE-AMPLIFIER/AMPLIFIER CHAIN EMPLOYING 
CORRELATED DOUBLE SAMPLING AND CAPACITIVE MATCHING.......................... 183 
 xiii
FIGURE 147: EXPERIMENTAL INPUT AND OUTPUT TRANSIENT RESPONSE FOR THE PRE-
AMPLIFIER/AMPLIFIER READOUT CIRCUITRY EMPLOYING CAPACITIVE 
MATCHING AND CORRELATED DOUBLE SAMPLING WITH A CLOSED LOOP GAIN 
OF 100V/V ................................................................................................................................ 183 
FIGURE 148: FREQUENCY SPECTRUM FOR THE PRE-AMPLIFIER/AMPLIFIER READOUT 
CIRCUITRY EMPLOYING CORRELATED DOUBLE SAMPLING AND CAPACITIVE 




Chapter 1:  Introduction 
 
 
In the past two decades, imaging sensors and detectors have developed 
tremendously.  This technology has found its way into a number of areas, such as 
space missions, synchrotron light sources, and medical imaging.  Nowadays, 
detectors and custom ICs are routine in high-energy physics applications.  Electronic 
readout circuits are a key part of every modern detector system.  Although the readout 
electronics for different experiments may be different, the same basic principles of 
optimization of signal-to-noise ratio apply to all. 
NASA is one of the agencies integrating new sensor technologies for earth 
resource management surveillance and astronomy.  Unique materials used in these 
new sensors require innovative pre-amplifier/amplifier readout circuitry chains, in 
order, to fully exploit the potential of these devices.  In particular, most detectors 
exhibit exceptional high output impedance.  As a result, standard voltage 
amplification techniques become difficult, as voltage divider effects “de-magnify” the 
signal.  Additional problems occur when the detectors present large capacitances to 
the pre-amplifier inputs.  This gives rise to charge division which further lowers 
usable signal.  Also, the generated capacitances in conjunction with the resistance are 
responsible for introducing reset noise in detector systems.  So the means to provide 





Many sensing circuits in detectors, such as CdZnTe detectors used by NASA 
for gamma ray detection, depend upon accumulating charge on a capacitor.  The 
charge uncertainty on the capacitor when it is reset to a reference voltage causes 
noise, reset noise, as a result of shot and thermal processes.  Reset noise is enhanced 
by the sensing capacitor.  Therefore, low noise readout circuitry capable of driving a 
high input capacitance is essential for detector systems.  The main goal of this 
dissertation is to provide a flexible signal processing chain for high capacitance 
sensors.  This innovative signal processing chain is aimed at increasing the signal-to-
noise ratio in pixel detectors and sensors.  The resulting system can be used in wide 
variety of detectors with a range of applications such as random access pixel 
detectors, fully depleted CCDs, hybrid detector systems, and superconducting 
detector arrays. 
In this dissertation, a novel auto-zeroing technique for amplifiers is proposed 
as well.  This novel technique uses a nulling point other than the amplifier’s input and 
output to perform the auto-zeroing operation.  The auto-zeroing is performed by 
taking advantage of emitter degeneration in the input transistor pair of the differential 
pair to cancel the offset at the output of the amplifier.  This technique reduces the 
input referred offset voltage of the amplifiers by approximately an order of 
magnitude. 
The unique contributions of this dissertation are as follows: 
• Developed a low noise pre-amplifier/amplifier chain employing 
correlated double sampling and capacitive matching 
• Implemented correlated double sampling absent of additional circuitry, 
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using a reset switch 
• Designed a readout circuit which includes signal processing at the 
point of signal reception 
• Invented a novel auto-zeroing technique by taking advantage of the 
emitter degeneration resistors to reduce the input referred offset by an order of 
magnitude 
This dissertation is organized as follows.  Chapter 2 reviews the VLSI readout 
circuitry used in detector systems.  Chapter 3 discusses different amplifier 
architectures and the advantages and disadvantages for each one.  Chapter 4 reviews 
output offset in amplifiers and the techniques used to reduce the input referred offset 
voltage.  This chapter introduces the novel auto-zeroing technique and discusses the 
test results.  Chapter 5 investigates the noise sources which contribute to the noise in 
sensors.  Chapter 6 reviews the previously proposed techniques for noise reduction in 
sensor arrays.  Finally Chapter 7 presents in detail, the novel noise reduction 
technique for high output capacitance sensor arrays.  It discusses the results achieved 
using the proposed low noise pre-amplifier/amplifier chain.  Chapter 8 concludes this 
dissertation and gives a brief summary of the novel techniques used for auto-zeroing 








VLSI readout circuitry is a key component in all detector systems [1], [2].  It 
usually consists of a pre-amplifier/amplifier, pulse shaping section, and detect/hold 
circuitry.  This chapter will mainly focus on the pre-amplifier/amplifier section while 
providing a brief overview of the pulse shaping.  Although the experiments and their 
associated readout circuitry might have different forms, the basic fundamentals of the 
readout circuitry are the same. 
2.2 Signal Processing Chain in Radiation Detector Systems 
In order to describe the detector signal processing chain, a scintillation detector is 
used as an example.  Figure 1 shows a scintillation detector block diagram.  Radiation 
primarily consisting of Gamma rays, in this example, is absorbed by a scintillating 
crystal which produces light photons proportional to the absorbed energy.  The 
photocathode absorbs the photons and releases electrons which correspond to the 
number of photons detected.  At this point, the energy absorbed by the scintillation 
detector is converted into an electrical signal whose charge is proportional to the 
energy.  The pre-amplifier/amplifier increases this charge by a constant factor.  The 
signal is then passed through a pulse shaper which feeds the analog-to-digital 
converter (ADC).  The ADC converts the signal into a digital signal which is used for 
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digital processing and storage.  In the following sections, a brief review of each of the 
components used in the signal processing chain will be provided.  
 
Figure 1: Detector Signal Processing Chain 
 
2.2.1 Pre-amplifier/Amplifier 
One of the most important building blocks in the readout circuits for radiation 
detectors is the pre-amplifier/amplifier block.  Figure 2 shows an amplifier block 
connected to a detector.  The detector has a capacitor, dC , while the amplifier has an 
input capacitance and resistance, iC  and iR  respectively.  
 
Figure 2: Amplifier and Detector Block Diagram 
 
The sensor signal is modeled as a short current pulse.  The amplifier detects 
the sensor signal and integrates it to get the charge signal.  If the amplifier has a small 
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input resistance, iR , then the time constant, ( )i d iR C Cτ = + , for discharging the 
sensor capacitor is small.  As a result, the amplifier will sense the current signal.  On 
the other hand if the amplifier input resistance is large, the input time constant is large 
compared to the duration of the current pulse.  Therefore, the amplifier will sense the 
voltage stored on the detector capacitance.  
Figure 3 shows a charge sensitive amplifier with a capacitive feedback which 
performs integration.  The amplifier has a gain of A  and infinite input impedance.  
The voltage difference across the feedback capacitor is ( )1f iv A v= + , where iv  is the 
input signal.  The charge deposited on the feedback capacitance becomes 
( )1f f f f iQ C v C A v= = + .  Since no current flows into the amplifier input, all of the 
signal current must charge up the feedback capacitor so i fQ Q= , and the amplifier 





= = +      (2.1) 
 
Figure 3: Charge Sensitive Amplifier Configuration 
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The output voltage per unit input charge can be represented by equation (2.2) 





i i i i f f
dv Av A AA
dQ C v C A C C
= = = = ≈
+
  (2.2) 
Note that the gain declines inversely with the size of the feedback capacitor.  The gain 
is determined by the feedback capacitor which is well defined.  In this discussion, the 
amplifiers are assumed to be infinitely fast.  This is not always the case, such as in 
charge sensitive amplifiers.  Charge sensitive amplifiers usually respond more slowly 
than the time duration of the sensor current signal.  However, this does not present a 
problem since the signal current is first integrated on the sensor capacitor.  Then as 
the amplifier responds, the charge is transferred to the amplifier.  The important 
factor is the amplifier time response.  From basic feedback theory, the input 









for 1A .  At 
low frequencies, the gain is constant causing the input impedance to be the same as 
the feedback impedance but reduced by 1 A .  At high frequencies beyond the 
amplifiers 3dB bandwidth, 3dBf  , the gain drops linearly with an additional 90 degrees 
phase shift.  Therefore, the following relationship describes the gain of the amplifier: 
oA jω
ω
= −  in which oω  is the unity gain bandwidth of the amplifier.  So the input 








    (2.3) 
 8 
 
At frequencies above the 3dB bandwidth of the amplifier ( )3dBf f> , the input 
impedance is resistive.  Usually, radiation detector frequencies are above the 3dB 
bandwidth of the amplifier.  This results in resistive input impedance.  The sensor 








= = .  The rise time of the charge sensitive amplifier increases with the 
detector capacitance.  Even though the amplifier response time can be longer than the 
sensor current pulse, it is always required to be faster than the peaking time of the 
pulse shaper. 
2.2.2 Pulse Shaper 
The pulse shaper is used to achieve two seemingly conflicting goals.  The first 
goal is to increase the signal-to-noise ratio by restricting the bandwidth.  A large 
bandwidth will increase the noise without increasing the signal.  The pulse shaper 
takes a narrow pulse and turns it into a broader pulse with a gradually rounded peak.  
Figure 4 shows the input and output waveforms of a pulse shaper.  
 
Figure 4: Input and Output Waveforms of the Pulse Shaper [3] 
 
The pulse shaper transforms a short pulse into a longer pulse with a rounded 
peak.  The pulse shaping is also necessary for the ADC.  The input pulse to the ADC 
cannot be too short, and it should have a gradually rounded peak since the ADC takes 
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a finite time to acquire the signal.  Occasionally the pulse shaper is integrated into the 
ADC. 
The second goal is to limit the pulse width, in order, to measure consecutive 
signal pulses without pileup or overlap.  A tradeoff exists due to the fact that reducing 
the signal pulse width will increase the signal rate but at the expense of higher noise.  
It is necessary to find balance between these conflicting goals.  Optimum shaping 
depends on the application.  Sometimes, the primary consideration is to reduce noise 
whereas other times a high signal rate becomes the more important design aspect. 
A very simple implementation of the pulse shaper is shown in figure 5.  This 
design consists of a high pass filter (differentiator) followed by a low pass filter 
(integrator).  The high pass filter sets the duration of the pulse by introducing a decay 
time constant of dτ , while the low pass filter increases the rise time to reduce the 
noise bandwidth.  The key design parameters in this simple pulse shaper 





Figure 5: A Simple Pulse Shaper Using CR Differentiator as a High Pass Filter and a RC 




After the output waveform of a simple CR-RC shaper peaks, it returns to 
baseline very slowly.  If the pulse is made more symmetric, higher signal rates for the 
same peak time can be achieved.  A simple way to do this is by increasing the number 
of integrators causing the integration time to become smaller than the differentiation 
time with the purpose of keeping the same peaking time.  This is illustrated in figure 
6.  Peaking time is a very important design parameter since it affects the noise 




Figure 6: Pulse Shaper Output vs. Number of Integrators [3] 
 
Another type of pulse shaper which is used widely in integrated circuits is the 
correlated double sampler.  This circuit is shown in figure 7.  Signals are 
superimposed on slowly fluctuating baseline noise.  To remove the baseline 
fluctuations, the baseline is sampled before signal.  Then, the signal plus baseline is 
sampled.  These two samples are subtracted from each other to give the signal.  The 
pre-filter is necessary to limit the noise bandwidth of the system.  Filtering after the 
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Chapter 3:  Amplifier Architectures 
 
 
Operational amplifiers are one of the most important building blocks of many 
different circuits and systems.  Different amplifiers are used in a wide range of 
applications for different purposes such as high speed amplification, filtering, or 
simply providing a DC bias.  This chapter briefly reviews different amplifier 
architectures such as telescopic cascode differential amplifier, folded cascode 
differential amplifier and the gain boosted folded cascode amplifier.  Emphasis will 
be on folded cascode and telescopic cascode amplifiers which are used later in this 
dissertation. 
3.1 Telescopic Cascode Differential Amplifier  
Telescopic cascode structures are used to increase the gain by stacking 
transistors [4]-[6].  Consider the simple differential amplifier shown in figure 8.  The 
gain of this circuit is equal to ( )1 1 3m o og r r , which is the transconductance of the input 
transistor times the output resistance of the circuit.  The gain of this circuit is 
relatively low and may not be enough for many applications.  To increase the gain the 
differential cascode topology can be used.  Cascoding increases the gain by 
increasing the output resistance.  One way to increase the gain for the simple 
differential amplifier shown in figure 8 is to increase the output impedance of both 
NMOS and PMOS devices.  This is done by cascoding two NMOS and two PMOS 
transistors as shown in figure 9.  This circuit is called the telescopic cascode 
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differential amplifier [7] and has a gain equal to ( ) ( )1 3 3 1 5 5 8m m o o m o og g r r g r r⎡ ⎤⎣ ⎦ , which is 
the transconductance of the input transistor multiplied by the output impedance of the 
NMOS cascode in parallel with the output impedance of the PMOS cascode. 
 
 
Figure 8: Simple Differential Amplifier 
 
 
Figure 9: Telescopic Cascode Operational Amplifier 
 
This circuit is a good amplifier, exhibiting a moderate gain.  The only 
drawback of this circuit is its limited output swing when it is in the feedback loop.  In 
some applications such as analog to digital converters the output and input are shorted 
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together during some portion of the operation and the amplifier is in a unity gain 
feedback.  When a unity gain feedback is applied to the differential cascode amplifier 
shown in figure 9, 1M  and 3M  must be in saturation region in order for the amplifier 
to function correctly.  As we know for an NMOS transistor to be in saturation, 
ds gs thV V V≥ −  or equivalently gd thV V≤ .  Thus equations (3.1) and (3.2) hold for 1M  
and 3M . 
1 1 3 1in b gs thV V V V≤ − +     (3.1) 
1 1 3out b thV V V≥ −     (3.2) 
The output and input are shorted together when we have unity gain feedback so 
1 1out inV V= .  From the above relations the following relationship is derived. 
1 3 1 1 3 1b th out b gs thV V V V V V− ≤ ≤ − +   (3.3) 
As can be seen from equation (3.3) the voltage range is equal to 
( )max min 1 3 3th gs thV V V V V− = − − .  This voltage range is less than 1thV .  This means that 
if the output swing is more than this voltage range then 1M  and 3M  will enter the 
triode region.  This is not desired so this circuit is not a good candidate for 
applications where a large output swing is needed.  Even if we have a closed loop 





3.2 Folded Cascode Differential Amplifier  
As seen in the previous section telescopic cascode amplifiers have a limited 
swing specially when used in a unity gain feedback.  In order to solve the headroom 
drawback of the telescopic cascode op amps, folded cascode op amps are used [7].  
Figures 10 and 11 show how a telescopic cascode amplifier is transformed into a 
folded cascode amplifier.  The upper PMOS cascode is modeled by a current source 
as shown in figure 10. 
 
Figure 10: Transformation of a Telescopic Cascode with NMOS Input to a Folded Cascode 
 
 
Figure 11: Transformation of a Telescopic Cascode with PMOS Input to a Folded Cascode 
 
As mentioned in the previous section, the drawback of the telescopic cascode 
circuit is that its swing with unity gain feedback is limited.  If the output node swings 
up more than the threshold voltage of the input transistor, the gate voltage of the input 
transistor will increase by thV  with respect to its drain voltage which is fixed and it 
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will enter triode region.  If the input device is replaced by the opposite type it will still 
change the input voltage signal to current and inject it to the source of the output 
device.  This time the difference is if output swing is larger than thV , the input device 
will not enter triode region. 
The folding idea can be applied to the telescopic cascode differential pair as 
can be seen in figure 12.  There are no problems in applying a unity gain feedback to 
the folded cacode differential amplifier.  The reason is that in the telescopic cascode 
in figure 12(a), for 1M  to be in saturation the input common mode level cannot 
exceed 1 3 1b gs thV V V− + .  We can not short the input to output as it would cause the 
common mode level to exceed 1 3 1b gs thV V V− + .  But as can be seen in the folded 
cascode differential amplifier in figure 12(b), for 1M  to be in saturation the input CM 
level cannot be less than 1 3b gs thpV V V− + .  Therefore the folded cascode differential 
amplifier can be designed to allow shorting the input and output together.  The 
differential folded cascode differential amplifier is shown in figure 13. 
In order to find the gain of the folded cascode amplifier, outR  and mG , the 
amplifier’s overall output resistance and transconductance, are calculated first.  For 
this purpose consider the half circuit of the folded cascode differential amplifier in 










Figure 13: Folded Cascode Differential Amplifier 
 
In order to find the overall transconductance, mG  for the folded cascode 
differential amplifier, consider the circuit shown in figure 15 in which the output is 
shorted to ground.  As can be seen 3 9,  M M  are shorted to ground, so the equivalent 

















Figure 15: Half Circuit of the Folded Cascode Differential Amplifier used to Calculate the 
Transconductance 
 
The resistance seen looking up at node X  is 7 1o or r  as shown in figure 16(b).  












The current entering node X  through the drain of 1M  is 1m ing V .  This current is split 
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between the two resistances seen looking up and down at node X .  Since the 




 is a lot smaller than the resistance 
seen at this node looking up, 7 1o or r , almost all the current entering this node, enters 
5M .  So the output current outI  is approximately equal to 1m ing V .  This tells us that the 
overall trans-conductance of the circuit, mG  is equal to 1mg , which is the 
transconductance of 1M . 
 
Figure 16: Equivalent Half Circuit used to Calculate the Overall Transconductance 
 
Now in order to calculate the output resistance outR  seen at the output node, 
consider the circuit shown in figure 17(a) in which the input is shorted.  The lower 
NMOS cascode consisting of transistors 3M  and 9M  is replaced by its equivalent 
resistance, 3 3 9ON m o oR g r r=  as shown in figure 17(b).  The resistance seen at node X  




Figure 17: Equivalent Half Circuits used to Calculate the Output Resistance 
 
The output resistance outR  is given by equation (3.4) as follows: 
( )( ) ( )( )5 5 1 7 3 3 9 5 5 1 7out OP m o o o m o o m o o oR R g r r r g r r g r r r= =  (3.4) 
Now that both the transconductance and output resistance of the folded 
cascode differential amplifier are known, the midband gain of the circuit is derived in 
equations (3.5) and (3.6). 
v m outA G R=        (3.5)





3.3 Introduction to the concept of Gain Boosting 
In section 3.1, cascoding was discussed as a way to increase the output 
resistance and hence increase the gain of the operational amplifier.  In order to be 
comprehensive the gain boosting technique is briefly discussed in this section [8]-
[12].  We start by calculating the output impedance of the gain boosted cascode 
circuit. 
Figure 18(a) shows a gain boosted NMOS cascode in which the lower transistor is 
replaced by its equivalent output resistance for simplicity. 
 
Figure 18: (a) Gain Boosted Cascode Amplifier (b) Small Signal Model for the Gain Boosted 
Cascode used to Find the Output Resistance 
 
From the small signal model shown in figure 18(b), it can be verified that outR , 
the output resistance after applying the feedback is approximately 1 2 1 2m o oA g r r .  By 
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= + + +     (3.7) 
Since 1 1A  and 21 2 1 2 1 , o o m o or r g r r A , equation (3.7) is simplified to equation (3.8). 
out 1 2 1 2R At m o o
t
V g r r
I
= =     (3.8) 
In other words, the output resistance of the cascode after connecting the 
booster amplifier is 1A  times that of the cascode without the booster.  So adding the 
booster increases the output resistance of the cascode and multiplies it by the gain of 
the booster. 
At this point the transconductance for the simple gain boosted cascode shown 
in figure 18 is derived.  The circuit and the small signal equivalent model for it are 
shown in figure 19.  
  







The transconductance is derived as follows: 
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It can be seen from these calculations that the gain boosting technique 
increases the output resistance by multiplying it by the booster gain 1A  but it does not 
change the transconductance of the circuit appreciably. 
3.3.1 Folded Cascode Gain Boosted Amplifier 
The gain boosting technique can be incorporated in both differential telescopic 
and folded cascode circuits to get a high gain from a single stage amplifier [13].  
Although this technique is not used in this dissertation, it will be briefly discussed for 
the sake of completeness.  As discussed in section 3.1, by cascoding transistors we 
can get a higher resistance.  There is always a limit to the number of the stages that 
can be cascoded since it will limit the output swing.  
In order to get a higher gain from a one-stage differential folded cascode 
amplifier, the gain boosting technique can be applied to the amplifier as shown in 
figure 20.  The gain boosting technique is applied to the upper PMOS cascode and the 
lower NMOS cascode the same way it was applied to the cascode in figure 19(a).  
Since the signals at the inputs of the two upper and lower gain boosting amplifiers are 
differential, the upper single ended output amplifiers with the DC gain of 1A  can be 
replaced by one differential output amplifier with a DC gain of B .  The same can be 
applied to the two lower single ended output gain boosting amplifiers with the DC 
gain of 2A .  These two single ended amplifiers can be replaced by one differential 













In order to understand this better consider the fully differential amplifier 
shown in figure 22. 
 
Figure 22: Fully Differential Amplifier 
 
Assuming the voltage at the positive input inV +  changes by V∆  then the voltage at the 
corresponding output shown by outV −  changes by A V− ∆ .  Since the input signals to 
the fully differential amplifiers used as the boosters are differential, if inV +  changes by 
V∆ , the voltage at the negative input, inV −  changes by V−∆ .  Since the input voltage 
to the negative input is V−∆  the corresponding output voltage shown by outV +  
changes by A V+ ∆ .  The following relationship holds for the differential input and 
output voltages as shown below. 
2out out outV V V A V+ −= − = ∆  
( ) 2in in inV V V V V V+ −= − = ∆ − −∆ = ∆  
In which outV  is the differential output voltage and inV  is the differential input signal.  
So the following relationship holds between the input and output and output voltages. 
( )out out out in in inV V V AV A V V+ − + −= − = = −  
Now in figure 20, assuming the signals at the input of the upper boosters at nodes 
 and X Y are then the signals at the output of the boosters are respectively, 
1 1 and X YAV AV .  Since the input signals for the boosters are coming form the fully 
differential folded cascode amplifier these signals are differential.  So if one increases 
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with the amount of V∆  the other decreases with the same amount.  Hence, the 
voltage at the output of the single ended boosters are respectively 1A V∆  and 1A V− ∆ .  
Comparing these output voltages with the output voltages of the fully differential 
amplifier shown above, it can be seen that the fully differential amplifier has the same 
outputs.  As a result the two single ended boosters can be replaced with one fully 
differential booster in order to save space and to reduce the amount of redundant 
circuitry. 
The gain boosted folded cascode amplifier shown in figure 21 consists of a 
main amplifier and two boosters.  Each booster is a differential folded cascode 
amplifier just like the main amplifier without the boosters.  The upper booster, which 
from now on will be referred to as the NMOS booster is just like the core amplifier.  
The lower booster will be referred to as the PMOS booster. PMOS input transistors 
are chosen for the PMOS booster as shown in figure 23.  This choice is due to the fact 
that the input voltages for this booster, the drain voltages of 9 10and M M , are small 
and close to the ground voltage.  In order to make sure that the input transistors of the 
boosters are always on PMOS input transistors are chosen for the lower booster and 




Figure 23: PMOS Booster Schematic 
 
Using the output resistance and transconductance of the folded cascode 
differential amplifier calculated in section 3.2, the output resistance and 
transconductance for the gain boosted folded cascode differential amplifier can be 
derived.  It was shown in section 3.3 that the gain boosting technique multiplies the 
output resistance by the gain of the gain boosting amplifier and it does not change the 
transconductance. 
The output resistance for the folded cascode differential amplifier is the 
parallel combination of the resistance seen at the output looking up and down.  The 
resistance seen looking down is 3 3 9m o og r r  which is the resistance for the lower NMOS 
cascode.  Now that we are boosting the gain of this lower cascode, the output 
resistance seen looking down is multiplied by the gain of the gain boosting amplifier, 
B .  So the resistance seen looking down is 3 3 9m o og r r B . 
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The resistance seen looking up before applying the gain boosting technique 
was ( )( )5 5 1 7m o o og r r r .  By applying the gain boosting technique the resistance seen 
looking up is multiplied by the gain of the booster, A .  So the resistance seen looking 
up is ( )( )5 5 1 7m o o og r r r A .  The output resistance of the gain boosted folded cascode 
outR is the parallel combination of the resistance seen looking up and the resistance 
seen looking down at the output node.  The output resistance is given by equation 
(3.11) while the transconductance is the same as the transconductance of the input 
transistor and is given by equation (3.12).  
( )( )3 3 9 5 5 1 7out m o o m o o oR g r r B g r r r A=    (3.11) 
1m mG g=       (3.12) 
The midband gain for the gain boosted folded cascode differential amplifier is shown 
in equation (3.13). 
v m outA G R=  
( )( )( )1 3 3 9 5 5 1 7v m m o o m o o oA g g r r B g r r r A=   (3.13) 
3.4 Common Mode feedback 
In high gain differential circuits, depending on the load, the output common 
mode (CM) level may not be well defined.  In a differential pair with resistive loads, 
the output common mode voltage is well defined.  If current sources replace the 
resistive loads then the common mode output voltage is not defined.  The reason is 
that the output node is a node where two drains are connected together, which is like 
connecting two current sources in series.  There is some resistance between the 
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common node of the two current sources and ground.  If these current sources are 
perfectly matched one of them will source current to the output node and the other 
will sink the same current and the output bias voltage will be some undefined voltage 
between ddV  and ssV , but if they are not matched, the difference between the currents 
will flow through the output resistance and the output voltage will become very large 
or very small.  A differential feedback circuit can not define the common mode 
voltage level because it does not detect the common mode level at the output.  To 
solve this problem, a common mode feedback circuit can be used which detects the 
common mode level of the output, compares it with a reference voltage and returns 
the error to the bias network to change the current of the tail current source.  This 
ensures that the desired output common mode level is obtained as shown in figure 24. 
 
Figure 24: Common Mode Feedback Circuit Applied to a Simple Differential Amplifier 
 
Recall that the common mode output voltage is 1 2( ) / 2out outV V+ , so the 
common mode feedback circuit can be two resistors in series [7], [14], [15], which 
connect the outputs together as shown in figure 25.  It can be seen that if 1R  and 2R  
have the same value, the voltage of the common node of 1R  and 2R  will be equal to 
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the common mode level of the output.  If 1outV  and 2outV  increase, common mode 
output voltage increases and the feedback circuit will increase the current of 1M  and 
2M .  This causes the output voltage to be restored.  There is a drawback in using 1R  
and 2R  as the common mode level sensing circuitry.  1R  and 2R  should be large such 
that the output resistance of the op amp is not reduced.  A large value for these 
resistors means more noise which appears directly at output, and it demands a lot of 
real estate in the chip layout.  
 
Figure 25: Common Mode Feedback Circuit Realized using Two Resistors 
 
Another type of common mode feedback is shown in figure 26.  Here two 
NMOS transistors 13M  and 14M  are placed in parallel, and are biased to operate in 
the triode region.  The equivalent resistance of the two transistors is derived as 
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   (3.14) 
From equation (3.13), totR  depends on 1 2out outV V+ , so if 1outV  and 2outV  
increase, totR  decreases.  This causes the current through 1M  and 2M  to increase and 
the current through 5M  and 6M  to decrease.  As a result the output voltage drops to 
its common mode level.  It must be mentioned that this kind of common mode 
feedback circuit is very sensitive to the circuit parameters. 
Since the common mode feedback transistors which are in parallel with each 
other are in series with the rest of the circuit, these transistor sizes are chosen such 
that the voltage drop across these transistors is on the order of milli Volts.  By doing 
this the common mode feedback transistors will have very negligible effect on the 
operation of the circuit in any way except keeping the common mode voltage at a 
specific voltage. 
One reason to use common mode feedback in the folded cascode differential 
circuit as shown in figure 26 is that this amplifier is used in applications such as 
analog to digital converters, digital to analog converters, sigma delta modulators and 
switch capacitors.  In order for these circuits to work properly, at some portion of the 
operation the input and output are shorted together.  So it is necessary to make sure 
that the output common mode voltage stays at a specific voltage.  By using the 
common mode feedback circuit as shown in figure 26 we make sure that the output 
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In the ideal study of amplifiers, it is usually assumed that they are symmetric.  
This means that the two sides of a differential amplifier have the same characteristics 
and the same bias current. 
In reality though, identical devices exhibit a finite mismatch.  This is because 
of the uncertainties in each of the processing steps.  For example, two transistors that 
are intended to have the same nominal length and widths suffer from mismatch.  
Also, MOSFET transistors have threshold voltage mismatch.  Threshold voltage is a 
function of doping levels in the channel and the gate.  These doping levels change 
randomly from one device to the other.  The MOSFET characteristic when in 
saturation is given by equation (4.1). 
( ) ( )( )21 2D ox GS THI C W L V Vµ= −    (4.1) 
It can be seen that the mismatches between µ , oxC , W , L , and THV cause mismatch 
between the drain currents assuming a given GSV .  In the case where we assume a 
given drain current, DI , the mismatch in the above parameters causes mismatch in the 
gate source voltage, GSV .  As W and L  increase their relative mismatches, WW∆  
and LL∆  decrease.  So, larger devices exhibit smaller mismatches.  To better 
understand this, assume that the transistor size is increased so WW∆  is decreased.  
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In this case, LL∆  is decreased as well since an increase in WL  causes random 
variations to experience greater averaging such that their magnitude is reduced.  In 
this scenario, the device can be viewed as a parallel combination of smaller devices.  
The equivalent length eqL  and the overall variation eqL∆  are as given in equations 
(4.2) and (4.3). 
( )1 2 ...eq nL L L L n≈ + + +      (4.2) 
( ) ( )
1 22
1 2 02 2 2 0
1 2 ...eq n
n L LL L L L n
n n
∆ ∆
∆ ≈ ∆ + ∆ + + ∆ = =  (4.3) 
As can be seen from (4.3), as the width of the transistor increases, the 
equivalent change in the transistor length will decrease due to the increase in n .   
These results can be used for other device parameters such as THV , oxC µ .  These 
parameters have smaller mismatch when the device size is increased.  Device 
mismatches affect the performance of the circuit in different ways.  One of the results 
of mismatch is DC offset.  DC offset voltage and techniques used to reduce its effects 
will be discussed in more detail in the following sections. 
4.2 DC Offset 
Considering the differential amplifier shown in figure 27, in ideal case, 
0=outV  for 0=inV , with perfect symmetry.  But, due to mismatch there is a DC 
offset.  DC offset is the value of outV  when 0=inV .  In practice, the input referred 
offset shown in equation (4.4) is used as a factor of merit.  The input referred offset is 
the input voltage that causes the output dc voltage to be zero. 
, ,OS in OS out vV V A=       (4.4) 
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Offset affects the performance and limits it in a number of ways.  Consider a 
differential amplifier with a small signal input.  Hence, the output includes both the 
amplified signal and the dc offset.  If the gain is high then the offset may saturate the 
amplifier and cause nonlinear operation.  
 
Figure 27: Simple Differential Amplifier 
 
Offset also affects the precision limit in signal measurements.  For example in 
a comparator that compares an input signal with a reference voltage refV , the input 
referred offset imposes a lower bound on refin VV −  . 
We begin by calculating the offset voltage in the simple differential pair 
shown in figure 27.  The input referred offset is calculated for 0=outV .  It is assumed 
that both the input transistors and loads have mismatch.  These mismatches are 
formulated as follows (it is assumed that 0==γλ  and oxC µ  is mismatch free): 
THTH VV =1   THTHTH VVV ∆+=2  
( ) LWLW =1  ( ) ( )LWLWLW ∆+=2  
DRR =1   RRR D ∆+=2  
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In order to have 0=outV , 2211 DD IRIR = .  Therefore, the current in the two branches 
are not equal.  As a result, the following relationships hold. 
DD II =1  


























⎢ ⎥+ ∆⎢ ⎥= − −∆
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⎡ ⎤∆
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The products of two small quantities can be neglected. So, 
( )( )D D D D D D D D D D D D
D D D D
I R I I R R I R I R I R
I I R R
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= + −∆⎢ ⎥
⎛ ⎞ ⎢ ⎥⎣ ⎦⋅ ⎜ ⎟
⎝ ⎠
   (4.7) 













2 is equal to the overdrive voltage, THGS VV − .  
Reducing equation (4.7), the input referred offset voltage for the simple differential 
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    (4.8) 
As can be seen from equation (4.8), the input referred offset voltage is 
dependent on mismatches in device size and load.  It is also dependent on the 
overdrive voltage and threshold voltage mismatch which are directly transferred to 
the input.   
Different techniques have been proposed to reduce the input referred offset 
voltage of the amplifiers.  Some of the previous offset reduction techniques will be 





4.3 Offset Reduction Techniques 
The purpose of this section is to review the offset reduction techniques used in 
amplifiers.  There are two main categories of offset reduction techniques: auto-
zeroing and chopper stabilization (CHS).  Correlated double sampling (CDS) which is 
a special case of auto-zeroing will be discussed as well.  It has to be noted that auto-
zeroing is a sampling technique, while chopper stabilization is a modulation 
technique.  In this chapter, we will briefly review the auto-zeroing and the chopper 
stabilization technique, but the main focus is on the auto-zeroing techniques.  These 
techniques are used in different circuits such as voltage amplifiers, ADCs, DACs, 
integrators, and comparators. 
In the following sections, the auto-zeroing techniques are reviewed, and 
practical implementation issues are discussed. 
4.3.1 Auto-zeroing and Correlated Double Sampling 
As mentioned before, auto-zeroing techniques are based on sampling.  In this 
technique, the offset plus noise is sampled in one cycle usually called the sampling 
phase.  Then it is subtracted from the contaminated signal at the input or the output of 
the amplifier during the amplification phase.  The cancellation can also be done at 
some other point between the input and the output called the nulling point.  This can 






Figure 28: Auto-zeroing Technique 
 
This technique will cancel the offset at the amplifier input.  Also if the noise at 
the amplifier input is almost constant over time, it will be reduced significantly.  Low 
frequency noise, such as 1/f noise will be reduced significantly. 
The auto-zeroing process has two phases; a sampling phase and signal 
processing phase.  In the sampling phase, the offset and the noise are sampled and 
stored.  During the signal processing phase, the amplifier is theoretically offset free 
and ready for amplification.  As can be seen in figure 28, during the sampling 
phase 1φ , the amplifier inputs are connected to a common mode voltage.  The offset is 
canceled using a nulling point N thru an appropriate feedback configuration, and the 
output is forced to a very small value.  During the signal processing phase 2φ , the 
input of the amplifier is connected back to the signal and is ready for amplification.  
At this point the effectiveness of the auto-zeroing technique is investigated.  
The control variable at the nulling input can be a voltage or a current.  We will denote 
it by NC .  Assume osV  is the input referred offset of the amplifier, which is the output 
offset during the sampling phase divided by the gain of the amplifier during the signal 
processing phase.  The relationship between the control variable and input referred 
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offset is shown in figure 29.  This relationship can be linear or non-linear.  Assume 
that the amplifier has a large initial offset.  The feedback loop configuration has to 
bring this large offset very close to zero.  At the end of the sampling phase, the 
control variable NC  is stored.  During this process an error might occur in the control 
variable for example due to charge injection of the sampling switch.  This error will 
lead to residual offset, shown in figure 29 by _OS linV  and _OS NLV  depending on 
whether the relationship between the control variable and the input referred offset is 
linear or not.  Using a linear or non-linear control characteristic depends on the initial 
offset.  Assume the difference between the initial offset and the offset for which the 
gain of the non-linear characteristic is equal to the slope of the linear characteristic, is 
V∆ .  As can be seen in figure 29(a) for an initial offset greater than V∆ , the non-
linear characteristic has a larger offset.  For an initial offset smaller than V∆ , the 
non-linear characteristic has a smaller residual offset.  So it is better to use a non-
linear characteristic only if the initial offset is small. 
The auto-zeroing technique can also be used to reduce the low frequency 
noise in amplifiers such as 1 f  noise.  The offset voltage is assumed constant since it 
is a DC voltage.  This assumption can not be made for low frequency noise.  The 
efficiency of the auto-zeroing technique depends on the correlation between the noise 
sample and the signal sample it is being subtracted from.  The correlation between the 
two samples of 1 f  noise that are separated by a certain time interval decreases much 




A low frequency noise such as 1 f  noise can be reduced significantly by 
auto-zeroing but this does not hold for a broadband noise such as white noise.  Since 
auto-zeroing is subtracting from noise a recent sample of the same noise, for DC or 
low frequency noise this results in cancellation or reduction in the offset or noise. 
 





4.3.2 Correlated Double Sampling 
Correlated double sampling is a special case of the auto-zeroing technique that 
is followed by a sample and hold.  It was originally used in charged coupled devices 
(CCDs) to reduce the noise [16], [17]. 
In the auto-zeroing process the amplifier is disconnected from the signal 
during the sampling phase.  So the amplifier can only be used during the 
amplification phase.  As a result this technique is not suitable for continuous-time 
applications.  It can be used in sampled data systems where the amplifier is 
disconnected, its noise and offset are sampled and stored and then the amplifier is 
connected back to the signal for amplification. 
4.3.3 The Chopper Stabilization Technique 
In this section, the second category of offset and noise reduction techniques 
called the chopper stabilization technique (CHS) will be briefly described.  As seen 
before, the auto-zeroing technique reviewed in the previous section is based on 
sampling.  The chopper stabilization technique is different in the sense that it uses 
modulation to reduce the offset and noise.  This technique modulates the signal to a 
higher frequency, amplifies it, and then demodulates it back to base band.  This 
technique is shown in more detail in figure 30. 
 
Figure 30: The Chopper Stabilization Technique 
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As can be seen in figure 30, the input signal is multiplied by a square wave 
signal with amplitude of 1 and period ChopfT 1= .  Assuming that the input signal 
frequency is less than half of the chopper frequency, there will be no aliasing.  After 
modulation, the signal is amplified and then demodulated back to the base band.  So 
if the input signal has an amplitude of inV , the output of the modulator is a square 
wave with period T  and amplitude inV .  If the amplifier has a gain of A  and an 
unlimited bandwidth then the output of the amplifier is a square wave with period T  
and amplitude inAV .  In this case, the signal at the output of the demodulator is 
inVA ⋅ .  But in reality the amplifier has a limited bandwidth.  Assume that the 
amplifier has a gain of A  and a bandwidth that is two times the chopper frequency 
acting like a low pass filter.  The output of the amplifier is a sine wave with amplitude 
of ( )4 inAVπ .  The amplitude of the dc output after filtering is equal to ( )28 inAVπ .  
The finite gain of the amplifier will add some spectral components and in order to 
cancel these components low pass filtering needs to be done.  After low pass filtering, 
this will correspond to a dc value of approximately 0.8A . 
4.4 Implementation Issues and Challenges  
In this section, different auto-zeroing techniques used for offset reduction are 
briefly reviewed.  Practical implementation issues for each technique will be 
investigated and solutions are provided for each problem.  As we know the simplest 
way to implement auto-zeroing techniques for offset reduction is utilizing a simple 
switch.  In practice, a simple switch has non ideal effects which will cause problems 
in the auto-zeroing technique implementation.  So before reviewing the auto-zeroing 
 45 
 
techniques, the non idealities of a simple switch used in all of the auto-zeroing 
techniques are investigated. 
4.4.1 Switches and Their Non-ideal Effects 
Auto-zeroing techniques often use a MOS switch for sample and hold circuits.  
The modulators in the chopper stabilization technique are implemented using MOS 
switches as well.  The MOS switch has non idealities such as clock feedthrough, 
channel charge injection, sampled noise, leakage current, non-zero and non-linear on-
resistance.  
Clock feedthrough and charge injection are caused by the charge in the MOS 
channel during conduction.  When the MOS switch is turned off, the charges in the 
conduction channel are removed thru the source, drain and substrate.  The charges 
released to the substrate can be ignored.  The charges removed thru the source and the 
drain will be stored on the source and drain capacitances.  The partitioning of these 
charges depend on the source and drain capacitances, the transistor’s on resistance 
and the slope of the clock signal applied to the gate terminal.  A simple sample and 
hold MOS switch is shown in figure 31.  
As can be seen in the figure, the channel charge will be divided equally 
between the source and the drain if the source and drain capacitors, pC and hC  are 
equal or if the switching time is much less than time constant CRon . If there is slow 
transition clock signal, the channel charge will be unequally divided between the 
source and drain capacitors.  Also, most of the charge will be stored on the larger 
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capacitor.  In this case, it is very difficult to accurately predict the charge stored on 
the hold capacitor hC .  This is called charge injection. 
 
Figure 31: Sample and Hold Circuit used in Auto-zeroing Techniques 
 
There are techniques to alleviate the effects of charge injection.  The simplest 
one is to use complementary switches such that the charge that is injected by one 
transistor is absorbed by the complementary transistor building its channel.  This 
technique is very inefficient.  It is very difficult to match the complementary devices 
together.  The clock phase jitter also degrades the charge mismatch even more.  Here, 
we will describe more efficient techniques to deal with the effects of charge injection. 
1. If capacitor pC  is much larger than hC  and the clock transition is very slow, 
then almost all of the injected charge will be stored on the source capacitor 
pC .  The charge stored on the source capacitor, injq  will be almost reduced to 
zero.  This can be done by adding a capacitor to the drain of the MOS switch.  
This technique requires the clock transition to be very slow, and as a result it 
will set a limit on the operating frequency.  Also as can be seen in figure 31, 
the charge injection due to the gate drain overlap capacitance, ovC , still exists. 
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2. Make the source and drain capacitors hC  and pC  equal.  This forces an equal 
amount of charge to be stored on these capacitors.  Also, use half size dummy 
switches to compensate for the stored charge.  These dummy switches turn on 
when the MOS switch turns off and absorb the charge stored on the source 
and drain capacitors.  This is shown in figure 32. 
3. Design the sample and hold switch such that the transition time is very fast.  
This will force the charges injected when the switch turns off to be divided 
equally between the source and the drain capacitors.  As well, dummy sized 
switches should be used as to compensate for the injected charge. 
4. Use a fully differential structure as shown in figure 33.  As long as the 
differential drain capacitors are matched, the charge stored on them will be 
equal.  The charges will be canceled due to the differential nature of the 
structure; since, it is a common mode voltage. 
 
Figure 32: Sample and Hold Circuit with Equal Capacitors ( hp CC = ) and Half-sized Dummy 
Switches 
 
The techniques mentioned above are not perfect.  None of these techniques 
offer complete charge injection cancellation.  For example in the cases where the half 
sized dummy transistors are used, attention should be paid to the layout to match the 
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dummy switches.  The most efficient way is to combine techniques 3 and 4 while 















Figure 33: Fully Differential Structure to Cancel the Charge Injection Effects 
 
The other important factor is that simulation software, like SPICE, do not give 
accurate results for charge injection simulations [18]-[22].  This inaccuracy occurs 
due to the incorrect modeling of the MOS transistor intrinsic charges.  The inaccurate 
charge conservation of the simulator and the division of the channel charge between 
the source and the drain invalidate models generated by simulation software. 
There are other factors affecting the charge injection as well.  Each time the 
switch opens, the thermal noise of the switch will be stored on the hold capacitor hC .  
This noise charge which is equal to hkTC causes an additional error charge.  This is 
usually called reset noise and corresponds to a noise voltage variance of hCkT .   
In the situation where there is a long hold time or a high operating temperature [23], 
the source-bulk leakage current, leakI , will introduce an error charge.  The error 
charge is created due to the discharge of the hold capacitor. 
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The charge error stored on the hold capacitor, hC , is due to clock feedthrough, 
charge injection, thermal noise of the switch, and leakage current.  The relationship is 
expressed by equation (4.9). 
injov leak h
v pk pk
ov h h h h
qC I TkTV
C C C C C
σ α −= + + ++
    (4.9) 
Here, pkpkV − is the peak to peak voltage swing of the clock signal.  The factor α  is an 
attenuation factor, making the first term smallest.  It accounts for the amount of 
charge from the overlap capacitor that flows to the substrate instead of the hold 
capacitor. 
As can be seen from equation (4.9), the voltage error introduced at the output of the 
sample and hold will reduce by increasing the hold capacitor. 
At this point, we will briefly review different auto-zeroing techniques for 
offset cancellation. 
4.4.2 The Open Loop Offset Cancellation Technique 
One of the easiest ways to perform offset reduction is to sample the offset at 
the output.  This is also called output offset storage [24]-[26].  This technique is 










Figure 34: Open Loop Offset Cancellation Technique 
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As can be seen in figure 34, osV  is the offset voltage at the input of the 
amplifier, and C  is the hold capacitor at the amplifier output.  This capacitor is used 
to store the output offset voltage.  In the auto-zeroing phase, switch 1S  and 2S  are 
both connected to ground.  The output which is due to the offset at the input of the 
amplifier is stored on capacitor C .  When switch 2S is opened, the output offset 
voltage remains on the capacitor C .  Ideally, this voltage would be equal to osAV  
which is the amplifier input offset voltage multiplied by the amplifier gain.  But in 
practice when switch 2S  opens, the charge injection of this switch causes an error in 
the voltage stored on the output capacitor C .  This error voltage is approximately 
equal to Cqinj .  In the signal amplification phase, switch 2S  is open, and switch 1S  
is connected to the signal at the input of the amplifier.  So the input referred residual 
offset is limited by the charge injection of 2S .  This can be referred to the input and is 
equal to ( )injq AC .  In the case where a differential configuration is used, the input 
referred offset is limited by the charge injection mismatches injq∆  between the two 
switches at the output nodes.  
This technique will work if the amplifier does not saturate during the auto-
zeroing phase.  Since the input offset is unknown, the amplifier gain should be small, 
on the order of 10V V  or less to avoid saturation.  In order to solve this problem, the 
amplifier should be used in a closed loop configuration.  The closed-loop offset 
cancellation technique is described below. 
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4.4.3 The Closed-Loop Offset Cancellation Technique 
As described in the previous section, it is not desirable to use an open loop 
configuration for offset cancellation since the high amplifier open loop gain causes 
the output to saturate.  So, the offset cancellation techniques used usually have closed 






Figure 35: Closed Loop Offset Cancellation (a) Auto-zeroing Phase (b) Amplification Phase 
 
Figure 35(a) shows the auto-zeroing phase, while figure 35(b) shows the 
signal amplification phase.  As can be seen in figure 35(a) during the auto-zeroing 
phase, switch 1S  is closed and switch 2S  is disconnected from the signal path.  
Switch 2S  shorts the amplifier inputs together.  So, the amplifier is connected in a 
unity gain feedback configuration.  Capacitor C  at the input is used to store the offset 
voltage at the input of the amplifier during the auto-zeroing phase.  The voltage on 
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this capacitor is referred to as cV .  This voltage will be subtracted from the signal 
during the amplification phase.  Here, we assume that the amplifier has an open loop 
gain A  which is much larger than unity.  In this case, the voltage stored on capacitor 






        (4.10) 
Assuming 1>>A , then cV  is equal to osV . 
In practice when 1S  opens, its charge injection causes an error equal to 







.  During the amplification phase, switch 1S  
is opened.  While, switch 2S  is connected to the amplifier input as shown in figure 
35(b).  The input referred residual offset is equal to the voltage stored on 
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  (4.11) 
As can seen from equation (4.11), the input referred residual offset is equal to 
the offset voltage osV  divided by the amplifier gain A .  The input referred residual 
offset is limited by the error induced due to charge injection.  This error could be 
reduced if the amplifier is used in a fully differential mode.  The error will be limited 
to the mismatch error of the charge injections. 
In the closed loop offset cancellation technique, the amplifier is not available 
for amplification during the auto-zeroing phase.  This is acceptable for most 
applications but becomes a draw back in applications where continuous-time 
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amplification is necessary.  For these applications, the problem can be solved by 
duplicating the auto-zeroed amplifier and using it in a configuration called ping-pong.  
This technique will be described in the section 4.4.6. 
4.4.4 Multistage Offset Storage 
In most applications, a high gain amplifier structure is necessary to provide 
the necessary precision.  In order to have a high gain, multiple amplifiers are used in 
series [26], [27].  In this case the open loop offset or closed loop offset cancellation 
techniques are used for each of the amplifiers in the series.  Figures 36 and 37 show 
the multistage offset cancellation technique.  Figure 36 shows the open loop offset 
cancellation method used for auto-zeroing in each of the amplifier stages.  Figure 37 
shows the closed loop offset cancellation technique used for auto-zeroing in each of 
the amplifier stages. 
 








As shown in figure 36 during the auto-zeroing phase switches 0S , 1S , 2S ,…, 
and NS  are connected to ground .  Then, switch 1S  is opened first.  This will cause an 
error on the charge stored on capacitor 1C  due to the charge injection of the switch.  
This error can be considered as part of the input referred offset voltage of the second 
amplifier and will be canceled along with 2osV .  Then switch 2S  is opened, and the 
same process for switch 1S  is repeated.  The other switches 3... NS S  are opened 
consecutively, and the process is repeated for each one of them.  This way the only 
offset voltage that affects the output voltage is the one caused by the charge injection 
error of switch NS .  The gain is the multiplication of the gain of each stage.  The 










A A A C
−= ⋅     (4.12) 
This is basically the charge injection error caused by switch NS  divided by the 
total gain which is the equal to multiplication of the gain of all of the stages.   
At the end of the auto-zeroing technique switch 0S  is connected to the input signal 
and the amplifier is in the amplification mode.  As can be seen from equation (4.12), 
the input referred residual offset in this case is much smaller than the same voltage in 
the open loop and closed loop offset reduction techniques.  This is due to the high 
gain delivered by multiple stages. 
Figure 37 shows the multistage offset cancellation technique using closed loop 
offset reduction for each stage.  In this case during the auto-zeroing phase, switch 0S  
is connected to ground, and switches 1S , 2S ,…, and NS  are connected to form a 
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closed loop configurations.  When switch 1S  opens, the error caused by charge 
injection is stored on capacitor 1C .  The output voltage of the first amplifier is equal 
to 1 1 1 1os injV A q C+ .  When switch 2S opens, the output voltage of the first amplifier, 
the output offset voltage and charge injection voltage of switch 2S , 2 2injq C  are 
stored on capacitor 2C .  This process is repeated for all of the switches 3... NS S .  So 
when switches 1S  and 2S  are opened sequentially one after the other, then the output 
of the second amplifier is independent of the output voltage of the first amplifier stage 
and equal to 2 2 2 2os injV A q C+ .  This is a very positive result as it demonstrates that 
the output of the second amplifier does not magnify the offset voltage and charge 
injection voltage of the first stage.  The offset and charge injection errors do not 
propagate through the stages in this case.  The output offset is defined by the last 
stage ( N th stage) and it equal to osN N injN NV A q C+ .  The residual input referred 













≅     (4.13) 
As can be seen, this input referred residual offset is much lower than the input 
referred offset of the open loop and close loop offset cancellation techniques used in 
single stage amplifiers with a low gain. 
It can be concluded from this discussion, that in multistage offset cancellation 
technique if the switches are opened sequentially then the output offset is determined 
by the last stage.  This is the case whether open loop or closed loop offset 
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cancellation techniques are used.  Furthermore, the high gain achieved by cascading 
the amplifier stages will cause the input referred residual offset to be very small. 
4.4.5 Closed-Loop Offset Compensation Using an Auxiliary Offset 
Storage 
As seen in the previous techniques used for offset reduction, there is an error 
in the residual offset term.  This error, called charge injection voltage is caused at the 
end of the auto-zeroing phase when the switch used for sampling is opened.  This 
term is equal to Cqinj  and is seen in equation (4.9).  
There are different ways to reduce the effect of the charge injection error in 
the input referred residual offset.  One is to store the offset voltage at some point 
other than the amplifier input during the auto-zeroing phase.  This node is called the 
nulling node and is usually denoted as N .  Assume 1A is the gain from the amplifier 
input to the output and 2A  is the gain from the nulling point to the amplifier output.  
As we know 1 2A A>> .  Unlike the previous cases where the charge injection error 
voltage was multiplied by 1A , in this case it will be multiplied by 2A .  So the charge 
injection voltage is going to be reduced by 12 AA .  This ratio should be set much 
smaller than one.  One configuration to achieve this auxiliary point offset reduction is 
























Figure 38: Offset Reduction using an Additional Auxiliary Point 
 
As seen in figure 38, transconductance stages 1mg  and 2mg  effectively 
implement gain stages 1A  and 2A .  Amplifier 3A  is a buffer amplifier which isolates 
gain stage 1A  from the offset storage capacitor hC .  Unless gain stage 2A  does not 
provide enough gain, 3A  can be a simple voltage follower stage.  This way a large 
offset storage capacitor can be used without slowing down the auto-zeroing process.  
The large hold capacitor is mainly used to reduce the charge injection voltage which 
is hinj Cq .  It also reduces the switch reset noise which is equal to hCkT  and is 
sampled on the offset storage capacitor along with the offset voltage and the charge 
injection error voltage.  
In the block diagram shown in figure 38, it is assumed that the inputs of the 
main amplifier 1A  are shorted together but switch 1S  is still open.  So the 
compensation loop is not activated yet.  In order to have zero input referred offset at 
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the input of the main amplifier 1A , the output currents of the amplifiers 1A  and 2A , 
denoted by 1I  and 2I  need to be equal.  So we have the following: 
osm VgI 11 −=  




0    mc os
m
gI I V V
g
+ = ⇒ = −     (4.14) 
As mentioned before the ratio for 1 2m mg g  which is equal to 1 2A A  should be 
chosen much larger then one.  This way the control voltage cV  will be much larger 
then the offset voltage, osV  at the input of 2A .  This offset is caused by the non-
idealities of gain stages 2A  and 3A .  There is also an upper limit on the maximum 
value of the control voltage which from now on will be referred to as maxcV .  This 
maximum voltage should be chosen such that the maximum input offset voltage 
maxosV  can still be compensated for.  Taking this into consideration the maximum 
value for the ratio of the transconductance of the first and second gain stages, 
1 2m mg g is max maxc osV V .  This sets the upper bound for 1 2m mg g . 
During the auto-zeroing phase switch 1S is closed.  The initial offset at the 
output before switch 1S  is closed is equal to 1 osAV− .  After switch 1S , is closed the 
output offset voltage is the initial offset at the output, 1 osAV− , divided by the loop gain 
of the compensation loop and is equal to ( )1 2 3osAV A A− .  As a result, the input 
referred offset voltage at the input of the main amplifier is given by equation (4.15). 
1
_




A A A A A
= − ≅ −     (4.15) 
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From figure 38, it can be seen that 1 1m LA g R=  and 2 2m LA g R= .  Equation (4.15) 
shows that the input referred residual offset can be made small by increasing the loop 
gain, 2 3A A .  If amplifiers 2A  and 3A  are designed with a high gain then the input 
referred residual offset will be small. 
In the analysis above, the charge injection error when switch 1S  is opened has 
been ignored.  By taking into account the charge injection error when 1S  is opened, 
the following relationship holds for the input referred residual offset: 
22
_
2 3 1 2 3 1
inj injos os m
res offset
h m h
q qV V gAV
A A A C A A g C
≅ − − = − −   (4.16) 
As can be seen in equation (4.16), the input referred offset voltage is a 
combination of the offset voltage and the charge injection error.  It can be seen that 
the charge injection error is reduced by 2 1m mg g  which is less than one.  As 
mentioned before the first term can be made very small by increasing the loop gain 
2 3A A .  Assuming the first term in equation (4.16) can be ignored, we have the 
following: 
 2 2_ _ _ max
1 1
   inj injm mres offset res offset
m h m h
q qg gV V
g C g C
≅ − ⇒ ≥ −  
1 _ _ max 2 
inj
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 is the current at the output of amplifier 2A  which is caused by charge 
injection.  1 _ _ maxm res offsetg V  is the output current of amplifier 1A  which is due to the 
maximum residual input referred offset at the input of the main amplifier stage.  
Equations (4.17) and (4.18) show that the minimum value for the ratio 







 is less than 1 _ _ maxm res offsetg V .  This is the 
lower bound for 1 2m mg g .  As analyzed before, the upper bound is defined by the 
ratio of the maximum control voltage, maxcV  before 2A  saturates to the maximum 
initial offset, maxosV at the input of the main amplifier. 
1 max
_ _ max 2 max
 inj h m c
res offset m os
q C g V
V g V
≤ ≤      (4.19) 
If the maximum input referred residual offset is kept very small then this auto-
zeroing technique will be limited by the charge injection error voltage term which is 
reduced by the ratio of 2 1m mg g .  It is desirable to keep the maximum input referred 







.  Equation (4.20) and (4.21) set a condition on the gain of 2A . 
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At this point it is desirable to know how the intermediate nulling point can 
actually be implemented.  There are several different ways of implementing the 
nulling point to achieve auto-zeroing.  We will briefly describe two different ways to 
realize this. 
This first implementation is shown in figure 39 [28].  In this implementation a 
differential amplifier pair is put in parallel with the input differential pair in the main 
amplifier. 
 
Figure 39: A Simple Realization of a Nulling Point in a Differential Amplifier 
 
The main differential amplifier corresponding to the transconductance 1mg  is 
realized using transistors 1M  and 2M .  The nulling amplifier stage corresponding to 
transconductance 2mg  is realized by adding the differential pair 3 4M M− .  In figure 
39 in the auto-zeroing phase the inputs of the two differential pairs, 1 2M M−  and 
3 4M M−  are connected together and shorted to the common mode voltage.  In this 
case the offset voltage at the input will cause a difference in the output currents 1I  
and 2I  of the differential pair.  The difference between the two currents can be used 
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to reduce the input referred offset during the amplification period by applying the 
appropriate voltage to the inputs of the differential pair 3 4M M− .  In other words 
based on the difference between the currents, the output current of the differential pair 
3 4M M−  can be changed in such a way that the two currents 1I  and 2I  at the output 
branches are equal.  In this case the output voltages of the differential pair are ideally 
equal during the amplification phase.  So in the ideal case the input referred offset 
voltage would be zero. 
The circuit shown in figure 39 is actually implemented as shown in figure 40.  
Here the differential pair 1 2M M−  is the main amplifier and corresponds to 1mg  in 
figure 38.  The differential pair 9 10M M−  corresponds to transconductance 2mg  in 
figure 38.  The inputs of this differential pair are the nulling points for the main 
differential amplifier.  Capacitors 1C  and 2C  are the hold capacitors in this case.  
These capacitors are used at the inputs of the nulling differential amplifier 9 10M M−  
for offset storage.  Transistors 11M  and 12M  are acting as buffers to isolates the 
outputs of the main differential amplifier from the hold capacitors 1C  and 2C . 
 
Figure 40: Actual Realization of a Nulling Point in the Differential Amplifier 
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During the auto-zeroing phase the main amplifier inputs, inV +  and inV −  are 
connected to a common mode voltage and switches 1S  and 2S  are closed.  During 
this phase the output voltages of the main amplifier outV +  and outV −  will be stored on 
the hold capacitors 1C  and 2C  through the buffer amplifiers 11M  and 12M .  During 
the amplification phase switches 1S  and 2S  are opened and the main amplifier is in 
the amplification mode.  As we know the current at the output stage is equal to the 
current in the current mirrors 3M  and 4M .  The offset voltage at the input of the main 
amplifier is going to cause the drain currents of 1M  and 2M  to be different.  This 
difference is compensated for by the differential pair 9 10M M− .  This is due to the 
fact that the drain currents in 9M  and 10M  are controlled by the offset voltage stored 
on capacitors 1C  and 2C .  So the difference in the drain currents of 1M  and 2M  are 
compensated by the opposite difference in the currents of 9M  and 10M .  Hence the 
current at the current mirrors 3M  and 4M  would be ideally equal.  This would cause 
the input referred offset voltage to be zero, but this is not the case in practice.  When 
switches 1S  and 2S  are opened for the amplification phase there is an error due to the 
charge injection voltage stored on the capacitors 1C  and 2C .  So the input residual 
offset is limited by the mismatch between the charge injection voltage errors stored 
on the hold capacitors. 
The second implementation of the auto-zeroing technique using an 
intermediate nulling point is shown in figure 41.  This technique implements the 




Figure 41: Realizing the Intermediate Nulling Point for Auto-zeroing using a Current Mirror 
 
 
Figure 42: Current Mirror Schematic 
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    (4.22) 
Assuming, 1 3 1mg R >>  and 2 4 1mg R >>  then equation (4.22) can be simplified to the 
ratio of the two resistors 3R  and 4R .  Resistors 3R  and 4R can be realized with two 
transistors biased to operate in the triode region i.e. gs th dsV V V− >> .  The on resistance 











    (4.23) 
A current mirror with transistors biased in triode region is shown in figure 43.  
 
Figure 43: Current Mirror: Load Resistors Replaced with Transistor 
 
Equation (4.23) shows that the resistor is inversely proportional to the input 
gate source voltage gsV .  So by changing the gate source voltage at the transistor 
input the resistor changes and hence the current in the current mirror will change.  By 
changing the bias voltages nulV +  and nulV − , the resistor values can be changed, hence 
the current mirror gain can be adjusted with this scheme.  So any change in the 
control voltages nulV +  and nulV − , changes the output and input currents accordingly.  
For example if nulV +  is higher than nulV −  then from equation (4.23) resistor 
4R becomes smaller than resistor 3R .  The ratio of the input current to the output 
current in the current mirror is approximately proportional to the ratio of the resistors, 
3 4R R  as shown in equation (4.22).  For a fixed inI , since 3R  is larger than 4R  now, 
the gain increases and the output current increases by I∆ .  The change in the output 




Figure 44: Current Mirror Current Change vs. the Nulling Voltage 
 
The current mirror gain is adjustable and its range depends on resistors 3R  and 
4R .  Hence, the adjustable gain range depends on the size of the transistors 3M  and 
4M .  Since the current mirror gain is approximately the ratio of the two resistors, the 
larger the resistors, the wider the possible gain range.  As a result the width and size 
of transistors 3M  and 4M  should be chosen such that W L  is a small value.  By 
making W L  small, the resistor ranges are increased and hence the adjustable gain 
range is increased. 
In figure 41, transistors 1M  and 2M  form the current mirror and transistors 
3M  and 4M  are biased in triode and operate in the linear region acting like two 
resistors 3R  and 4R .  The gates of 3M  and 4M  are the intermediate nulling points in 
this configuration.  Assume switches 1S  and 2S  connect the outputs of the differential 
amplifier to the nulling points and store the offset voltage on the hold capacitors.  
During the auto-zeroing phase, the amplifier inputs are shorted together to a common 
mode voltage and switches 1S  and 2S  are closed.  The output voltages of the 
differential amplifier, outV +  and outV −  are stored on the hold capacitors 1C  and 2C .  
The difference between the voltages stored on capacitors 1C  and 2C  represents the 
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offset voltage.  Then 1S  and 2S  are opened and the voltage stored on the capacitors 
changes the resistances of 3M  and 4M .  This changes the current mirror currents and 
hence the output currents of the main amplifier.  So the output current changes 
proportional to the output offset voltage.  The resulting change in the current 
compensates for the output offset voltage.  In the ideal case the output offset voltage 
and as a result the input referred offset voltage would be zero.  But the charge 
injection error voltages stored on the hold capacitors when switches 1S  and 2S  are 
opened does not allow this.  The residual input referred offset voltage at the 
differential amplifier input is limited by the charge injection mismatch between the 
two capacitors.  This method has been used in several different applications [29]. 
4.4.6 Continuous-Time Auto-zeroing Amplifiers 
In the techniques mentioned previously the amplifier is disconnected from the 
signal during the auto-zeroing phase and connected back to the signal path during the 
amplification phase.  This is acceptable for most applications but some applications 
need continuouse-time amplification.  In these applications the amplifier can not be 
disconnected from the signal path to perform auto-zeroing.  One solution for this is to 
copy the auto-zeroed amplifier and have two amplifiers instead of one.  The 
amplifiers are auto-zeroed in two consecutive cycles so when one is in the auto-
zeroing phase, the other is connected to the signal path and provides signal 
amplification.  This technique is called time sharing and sometimes is referred to as 
the ping-pong technique.  The problem with this technique is that switching between 
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two amplifiers will cause a spike in the output signal.  To avoid the spikes the 
technique illustrated in figure 45 is used [30].  
 
 
Figure 45: Continuous-Time Auto-zeroing Amplifier 
 
As seen in Figure 45 this technique uses two amplifiers, a main amplifier and 
a nulling amplifier.  The main amplifier is always connected to the signal path and 
amplifies the signal continuously.  The nulling amplifier is a low offset amplifier 
which is supposed to perform the auto-zeroing and feed the control voltage to the 
nulling port of the main amplifier.  The goal in this technique is for the nulling 
amplifier to perform auto-zeroing for itself and also produce an output correction 
voltage to cancel the offset of the main amplifier. 
This technique operates in two phases.  During phase 1φ , the nulling amplifier 
performs auto-zeroing to cancel its own offset so its inputs are shorted together and 
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connected to a common mode voltage.  In this phase switch 2S  is connected to 
capacitor 1C  and switch 1S  is connected such that the inputs of the nulling amplifier 
are shorted together to a common mode voltage which is ground in this case.  The 
output offset for the nulling amplifier is stored on capacitor 1C  and is fed to the 
nulling input.  Ideally this will cancel the offset of the nulling amplifier.  The nulling 
voltage is held on 1C  during phase 2φ .  As a result the nulling amplifier is almost 
offset free during phase 2φ . 
During phase 2φ , the nulling amplifier’s inputs are connected to the inputs of 
the main amplifier and switch 2S  is connected to capacitor 2C .  Assuming the nulling 
amplifier is offset free, it will only sense the input offset of the main amplifier and 
store the nulling voltage on the capacitor 2C .  At the end of phase 2φ  the nulling 
voltage necessary for the main amplifier’s offset free operation is stored on capacitor 
2C  and will remain there during 1φ , when the nulling amplifier is auto-zeroed.  This 
technique only works if the main amplifier is used in a negative feedback 
configuration so that the nulling amplifier can sense the main amplifiers offset during 
second phase of operation. 
Now we will discuss this technique in more detail.  As mentioned before, 
during phase 1φ  the nulling amplifier is disconnected from the signal path and is auto-
zeroed.  The offset correction voltage is stored on capacitor 1C  and applied to the 
nulling input.  Capacitor 1C  is a large off chip capacitor on the order of 100 nF .  The 
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In the equation above, nA  is the gain of the nulling amplifier from its input to its 
output, 'nA  is the gain from the nulling input to the output and 
'
n n nA Aα = .  CV∆  is 
the change in the voltage stored on capacitor 1C  which can be due to charge injection, 
sampled noise, and leakage current and is shown in equation (4.25).  
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The origins of this formula were discussed in more detail in section 4.4.1.  In 
most practical cases, the second term which is the charge injection term is dominant.  
For simplicity the other terms will be neglected and it is assumed that the error 








∆ =        (4.26) 
During phase 2φ , the negative input of the nulling amplifier is connected to 
the main amplifier’s negative input and switch 2S  is connected to the nulling input of 
the main amplifier.  The voltage at the output of the main amplifier is given by 
equation (4.27) in which mA  is the gain of the main amplifier from the input to the 
output, _os mainV  is the offset voltage of the main amplifier, 
'
mA  is the gain of the main 
amplifier from the nulling input to the output, and 
2C
V  is the nulling voltage stored on 








V  is the correction voltage stored by the nulling amplifier on capacitor 2C  to 




_C n os null n CV A V V V A V+ −= − − −     (4.28) 
In the equation above nA  is the gain from the nulling amplifier input to the output, 
'
nA  is the gain of the nulling amplifier from its nulling input to the output, and _os nullV  
is the nulling amplifier offset.  Replacing 
1C
V  from equation (4.24) and after 
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At this point, it is desirable to derive the relationship for the residual input 
referred offset, ( )2osV φ  during phase 2φ .  In order to do this we are going to assume the 
ideal case first.  In the ideal case the input residual offset voltage would be the input 
offset voltage that would make the output offset zero.  By setting outV  to zero, 
replacing V V+ −−  by ( )2osV φ  and substituting 2CV  from equation (4.29) into equation 













≅ +     (4.30) 
In equation (4.30) it is assumed that the gain 'n mA A  from the input through the nulling 
amplifier and from the nulling input of the main amplifier to the output is much larger 
than the gain of the main amplifier mA . 
At the end of phase 2φ  switch 2S  is opened and the error due to charge 
injection, sampled noise and leakage current is stored on capacitor 2C .  Assuming the 
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nulling voltage stored on the capacitor is changed by 
2C
V∆ , the output voltage of the 
amplifier will change by 
2
'
out m CV A V∆ = ∆ .  ( )1osV φ , the input referred offset voltage 
during phase 1φ  will be reduced by this change in the output voltage.  Converting this 
change in the output voltage to the input of the main amplifier, will give 
2 2
'
out m m C m C mV A A V A V α∆ = ∆ = ∆ .  This shows that the input referred offset voltage 
during phase 1φ  should be reduced by this amount in order for the output voltage to 
stay zero.  So the input referred offset is given by equation (4.31). 
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≅ + −     (4.31) 
By comparing (4.30) with (4.31), it can be seen that residual input referred 
offset voltage for phase 1φ  is a little different from that of phase 2φ  due to the charge 
injection of switch 2S .  As can be seen from equation (4.31) when 1n mα α= = , the 
residual input referred offset is the sum of the main and nulling amplifier offsets 
divided by the nulling amplifier gain plus the charge injection terms.  The charge 
injection terms can be reduced by decreasing the gain from the nulling input to the 
output, causing mα  and nα  to be greater than one.  These terms can also be reduced 
by using differential amplifiers.  This will reduce the error to the mismatch between 
the charge injections. 
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4.5 A Novel Auto-zeroing Technique Using Emitter Degeneration 
In this section, a novel auto-zeroing technique is proposed.  This technique 
uses a nulling point other than the amplifier’s input and output to perform the auto-
zeroing operation.  The auto-zeroing is performed by taking advantage of emitter 
degeneration in the input transistor pair of the differential amplifier to cancel the 
offset at the output.  So in order to perform the auto-zeroing operation two emitter 
degeneration resistors are added to the input transistors.  MOS transistors biased in 
triode region are used as resistors.  
Many techniques have been proposed for offset cancellation in the past but 
none of them have used the emitter degeneration resistor based approach to cancel the 
offset voltage.  By using emitter degeneration to cancel the offset, this technique 
increases the linearity of the amplifier which is very important in these circuits. 
Some other techniques achieve offset cancellation by correcting the offset at 
the input nodes of the amplifier, which are moving nodes of the circuit.  In this 
method, the offset cancellation is done by correcting the output nodes in the circuit, 
which are stationary nodes.  The output voltage is fed back to the emitter degenerated 
resistors and, based on the voltage, the current in each branch of the circuit is changed 
such that the output offset is canceled. 





4.5.1 Description  
As described before, the offset cancellation technique uses emitter 
degeneration resistors to cancel the offset.  MOSFET transistors biased to operate in 
the triode region are used as resistors.  Here, we have applied this technique to a 























Figure 46: Auto-zeroing Technique using Emitter Degenerated Resistors for Offset Cancellation 
 
As can be seen in figure 46 two MOS transistors biased in the triode region 
are used for the emitter degeneration.  Two 10 pf  hold capacitors are used at the gate 
of the MOS transistors to store the nulling voltage for use during the amplification 
phase.  The MOS transistors biased in the triode region follow the relationship shown 











    (4.32) 
As can be seen from equation (4.32), the resistor is inversely proportional to 
the gate source voltage of the MOS transistor.  As a result when the gate source 
voltage of the MOSFET changes, it causes the resistor to change linearly. 
The offset cancellation takes place in two phases.  During the first phase 1φ , 
the amplifier is auto-zeroed.  Then the amplifier is ready for amplification during 
phase 2φ .  In the auto-zeroing phase, 1φ  the inputs are shorted together and connected 
to a common mode input voltage.  In this case the output voltage is the input offset 
voltage multiplied by the gain of the amplifier, out osV AV= .  This output voltage is fed 
back to the gate terminals of the MOS transistors acting as the emitter degeneration 
resistors and stored on the hold capacitors.  If one output voltage is higher than the 
other, then the gate source voltage of the respective MOS transistor will be larger 
than the other and the resistor on that side is reduced compared to the other.  In this 
case more current is drawn in the branch with the smaller emitter degeneration 
resistor, so the output voltage on that branch is reduced compared to the output 
voltage of the other branch.  The exact opposite occurs in the other branch so the 
output voltage in the other branch is slightly increased.  This causes the current in the 
two branches of the circuit to change in proportion to the difference between the 
outputs and the offset voltage is thus cancelled.  
If the switches were ideal, then the difference between the output voltages of 
the amplifier would be zero and hence the input referred offset voltage would be zero 
as well.  But when the switches open, the charge injection error voltage is stored on 
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the hold capacitor.  This error voltage is equal to inj hq C .  Since the telescopic 
cascode amplifier has a differential architecture, the output offset voltage is limited 
by the mismatch between the two charge injection mismatches.  The charge injection 
term is multiplied by the gain from the nulling input to the output of the amplifier and 
divided by the amplifier gain.  The ratio of the gain from the nulling input to the 
output of the amplifier, to the amplifier gain is less than one.  Hence, the input 
residual offset voltage would be the mismatch between the charge injection voltages 
stored on the hold capacitors reduced by a factor that is less than one.   
In the next phase, 2φ , the amplifier is ready for amplification.  The nulling 
offset is stored on the hold capacitors during 2φ  and the inputs of the amplifier are 
connected to the signal.  The auto-zeroing telescopic differential amplifier is designed 
in 0.13 mµ  IBM CMOS8RF process technology using Cadence Spectre.  In the 
following sections the simulation and experimental results for the auto-zeroing 
telescopic cascode amplifier are discussed. 
4.5.2 Simulation Results 
The auto-zeroing circuit is designed in 0.13 mµ  CMOS8RF IBM process 
using Cadence Spectre.  For means of comparison, a telescopic cascode differential 
amplifier without the auto-zeroing technique was designed in a 0.13 mµ  CMOS8RF 
IBM process as well.  The simulation results for the two telescopic amplifiers are 
compared together and the advantage of the proposed auto-zeroing technique is 
shown by comparison.  
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The telescopic cascode designed for this purpose is shown in figure 47.  The 
transistor parameters for this amplifier are shown in table 1.  Figure 48 and 49 show 
the gain and phase response of the telescopic amplifier vs. frequency.  The amplifier 
has an open loop gain of 45 dB  and a unity gain bandwidth of above 1GHz .  The 
3 dB  bandwidth is approximately 10 MHz .  As can be seen from the phase response 
in figure 49, the phase margin is more than 65 degrees which makes this a very stable 
amplifier.  
 









Transistor Size ( )W L  
1 2,  M M  25/1 
3 4,  M M  25/1 
5 6,  M M  25/1 
7 8,  M M  30/1 
9M  50/1 
 

























Figure 49: Phase vs. Frequency for the Telescopic Cascode Amplifier in Figure 47 
 
Figure 50 shows the differential DC output voltages at nodes 1outV  and 2outV  of 
the open loop telescopic cascode amplifier.  The difference between these voltages is 
the output offset voltage and it is approximately equal to 323 mV .  This can also be 
seen in figure 51. 
As seen from the frequency response of the amplifier in figure 48, the 
telescopic cascode amplifier has a DC gain of 45 dB .  This translates to 177V V .  
The input referred offset is the output offset voltage divided by the gain of the 
amplifier.  Hence, the input referred offset voltage at the input of the open loop 




Figure 50: Simulated Differential DC Output Voltages of the Telescopic Cascode Amplifier 
 
Figure 51: Simulated Output Offset Voltage for the Telescopic Cascode Differential Amplifier 
 81 
 
At this point we will apply the emitter degeneration auto-zeroing technique to 
the differential telescopic amplifier shown in figure 47.  This is shown in figure 52.  
The transistor parameters for this differential amplifier are shown in table 2.  The two 
transistors in the source of the input transistors, 1MR  and 2MR  are biased in the 
triode region and are acting as emitter degeneration resistors.  The rest of the 
transistors are biased to operate in the saturation region.  As described before, during 
phase 1φ  in which the clock is high, the outputs are connected to the emitter 
degeneration resistors and the nulling voltages are stored on the hold capacitors 1hC  
and 2hC .  This voltage is the gate voltage controlling the two transistors 1MR  and 
2MR .  The change in these resistors is inversely proportional to the change in gate 
voltages stored on the hold capacitors.  So the current in the output branches of the 
differential telescopic cascode amplifier is changed such that the two output voltages 
are ideally equal.  As mentioned before, due to non-ideal effects such as the charge 
injection of the switches and sampled noise on the hold capacitors, the output offset 
voltage will be not be zero but it will be reduced. 
The gain and phase response of the auto-zeroed telescopic amplifier is shown 
in figures 53 and 54 respectively.  As can be seen in figure 53, the amplifier has a 
gain of 55 dB and a 3 dB  bandwidth of approximately 5 MHz .  Figure 54 shows that 
the phase margin is 60 degrees for the unity gain bandwidth of 1 GHz , so the 









Figure 52: Telescopic Cascode Amplifier with the Emitter Degeneration Auto-zeroing Technique 
 
Transistor Size ( )W L  
1 2,  M M  25/1 
3 4,  M M  25/1 
5 6,  M M  25/1 
7 8,  M M  30/1 
9M  50/1 
1 2,  MR MR  220/1 
NswM  2/1 
PswM  4/1 
 





Figure 53: Gain vs. Frequency for the Auto-zeroed Telescopic Cascode Differential Amplifier 
 
 




The open loop output offset voltage for the auto-zeroed telescopic amplifier is 
118 mV .  The output offset voltage is shown along with the clock signal in figure 55.  
This offset voltage is referred to the amplifier’s input by dividing it by the gain.  
Hence, the input referred offset voltage for the auto-zeroed telescopic amplifier is 
approximately 200 Vµ .  The input referred offset voltage is approximately an order 
of magnitude less than the case where the auto-zeroing technique was not 
incorporated in the telescopic cascode differential amplifier. 
 
Figure 55:  Simulated Output Offset Voltage and Clock Signal for the Auto-zeroed Telescopic 
Cascode Differential Amplifier Shown in Figure 52 
 
Next the auto-zeroed telescopic cascode differential amplifier is used in a 
feedback configuration.  In order to achieve a closed loop gain of 10V V , different 
feedback resistor configurations are used.  Gain vs. frequency for a closed loop gain 
of 10V V  is shown in figure 56.  The unity gain bandwidth is approximately 1 MHz .  
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The phase response vs. frequency is depicted in figure 57.  The phase margin is 90 
degrees so the amplifier is stable.  Figures 58 and 59 show the output offset voltages 
along with the clock signal for the feedback configurations of 10 kΩ /100 kΩ  and 
1 MΩ /10 MΩ  respectively.  As can be seen in figure 58, the output offset voltage for 
the 10 kΩ /100 kΩ  feedback resistor combination is 2.3 mV .  This voltage is referred 
to the amplifier input by dividing it with the amplifier gain.  The input referred offset 
voltage is 230 Vµ .  Figure 58 shows the output offset voltage for the feedback 
resistor combination of 1 MΩ /10 MΩ .  This voltage is 3 mV .  This voltage is 
referred to the amplifier input by dividing it with the amplifier gain.  The input 
referred offset voltage is 300 Vµ .  The input referred offset voltage is around 200 to 
300 Vµ , which is approximately an order of magnitude improvement compared to the 
telescopic cascode differential amplifier without the auto-zeroing technique. 
 
 
Figure 56: Gain vs. Frequency for the Auto-zeroed Telescopic Cascode Differential Amplifier 





Figure 57: Phase vs. Frequency for the Auto-zeroed Telescopic Cascode Differential Amplifier 
with a Closed Loop Gain of 10V/V 
 
 
Figure 58: Simulated Output Offset Voltage for the Auto-zeroed Telescopic Cascode Differential 





Figure 59: Simulated Output Offset Voltage for the Auto-zeroed Telescopic Cascode Differential 
Amplifier with a Feedback Configuration of 1M/10M 
 
Next the telescopic cascode amplifier is used in a feedback configuration with 
a closed loop gain of 100V V .  In order to achieve a closed loop gain of 100V V , 
different feedback resistor configurations are used.  Gain vs. frequency for a closed 
loop gain of 100V V is shown in figure 60.  The unity gain bandwidth is 
approximately 10 MHz .  The phase response vs. frequency is depicted in figure 61.  





Figure 60: Gain vs. Frequency for the Auto-zeroed Telescopic Cascode Differential Amplifier 
with a Closed Loop Gain of 100V/V 
 
 
Figure 61: Phase vs. Frequency for the Auto-zeroed Telescopic Cascode Differential Amplifier 




Figures 62 and 63 show the output offset voltages along with the clock signal 
for the feedback configurations of 10 kΩ /1 MΩ  and 100 kΩ /10 MΩ  respectively.  
As can be seen in figure 62, the output offset voltage for the 10 kΩ /1 MΩ  feedback 
resistor combination is 28.2 mV .  This voltage is referred to the amplifier input by 
dividing it with the amplifier gain.  As a result the input referred offset voltage is 
282 Vµ .  Figure 63 shows the output offset voltage for the feedback resistor 
combination of 100 kΩ /10 MΩ .  This voltage is 33.7 mV .  This voltage is referred to 
the amplifier input by dividing it with the amplifier gain.  Hence, the input referred 
offset voltage is 337 Vµ . 
The simulation results show that the auto-zeroing technique reduces the output 
offset and hence the input referred offset of the telescopic cascode amplifier by 
approximately an order of magnitude.  The input referred offset voltage is typically 
between 200 to 300 Vµ for different feedback configurations and different gains.  
The telescopic cascode amplifier and the auto-zeroed telescopic cascode 
amplifier are both layed out and fabricated in 0.13 mµ  CMOS8RF IBM process 
technology.  Verification tests have been done on both chips.  In the next section the 






Figure 62: Simulated Output Offset Voltage for the Auto-zeroed Telescopic Cascode Differential 




Figure 63: Simulated Output Offset Voltage for the Auto-zeroed Telescopic Cascode Differential 
Amplifier with a Feedback Configuration of 100k/10M 
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4.5.3 Experimental Results 
In this section we will analyze the results obtained from testing the 
corresponding chips for the telescopic cascode differential amplifier and the auto-
zeroed telescopic cascode differential amplifier. 
Both amplifiers are design in 0.13 mµ  CMOS8RF IBM process and layed out 
using Cadence.  The design verification process including design rule check (DRC), 
layout vs. schematic (LVS) and extraction is done using Cadence Assura package.  
The design is then taped out for fabrication.  
In section 4.5.3.1, the experimental results for the frequency response, output 
offset voltage and input referred offset voltage for the telescopic amplifier are 
discussed.  Section 4.5.3.2 shows the frequency response, output offset voltage, and 
input referred offset voltage for the auto-zeroed telescopic amplifier.  The results are 
then compared together in section 4.5.3.3. 
4.5.3.1 Telescopic Cascode Differential Amplifier 
The telescopic cascode differential amplifier is designed and layed out in 
0.13 mµ  CMOS8RF using Cadence.  Figure 64 shows the chip layout of the 
telescopic amplifier.  The enhanced view of the telescopic cascode amplifier layout is 




















Figure 66: Telescopic Cascode Differential Amplifier Chip 
 
In order to test the telescopic cascode amplifier chip, the amplifier is used in 
different feedback loop configurations.  First the telescopic cascode differential 
amplifier is setup with a closed loop gain of 10V V  using a 10 KΩ /100 KΩ  feedback 
resistor combination.  This setup is shown in figure 67.  The transient input and 
output voltages are shown in figure 68.  From this figure, the actual measured gain is 
9.14V V . 
The measured average output offset voltage for the telescopic cascode 
differential amplifier used in this feedback configuration is 30.8 mV .  This voltage is 
referred to the amplifier input by dividing it with the gain of 9.14V V .  This means 









Figure 67: Telescopic Cascode Differential Amplifier shown in a Feedback Configuration with a 
Closed Loop Gain of 10V/V 
 
 
Figure 68: Experimental Transient Input and Output Waveforms for the Telescopic Cascode 
Differential Amplifier with a 10k/100k Feedback Resistor Configuration 
 
Next the amplifier is setup with a closed loop gain of 10V V  using a 
1 MΩ /10 MΩ  feedback resistor combination.  The transient input and output 
voltages are shown in figure 69.  Experimental results show that the actual measured 




Figure 69: Experimental Transient Input and Output Waveforms for the Telescopic Cascode 
Differential Amplifier with a 1M/10M Feedback Resistor Configuration 
 
The output offset voltage for the measured closed loop gain of 9.16V V  with 
this feedback resistor configuration is 54.8 mV .  This voltage is referred to the 
amplifier input by dividing it by the amplifier gain.  Hence, the input referred offset 
voltage at the telescopic amplifier input is 5.98 mV .  It can be observed that the input 
referred offset voltage is a few milli volts in both cases with a closed loop gain of 
10V V . 
Next the telescopic cascode differential amplifier is used in a feedback 
configuration with a gain of 100V V .  In order to achieve this gain, two different 
feedback resistor combinations are used.  First the amplifier is setup with feedback 
resistors of 100 kΩ  and 10 MΩ .  The measured transient input and output waveforms 




Figure 70: Experimental Transient Input and Output Waveforms for the Telescopic Cascode  
Differential Amplifier with a 100k/10M Feedback Resistor Configuration 
 
The measured output offset in this case is equal to 203 mV .  The actual 
measured gain for this feedback configuration is 67V V .  Hence, the input referred 
offset voltage is 3.02 mV .  
Next the amplifier is setup with a closed loop gain of 100V V  using a 
10 kΩ /1 MΩ  feedback resistor combination.  The transient input and output voltages 
are shown in figure 71.  As can be seen the actual measured gain is 65V V .  The 
measured output offset voltage for this feedback configuration is 215 mV .  The input 
referred offset voltage derived by dividing the output offset voltage with the amplifier 
gain.  As a result, the input referred offset voltage is 3.3 mV . 
The input referred offset voltage for the folded cascode differential amplifier 




Figure 71: Experimental Transient Input and Output Waveforms for the Telescopic Cascode 
Differential Amplifier with a 10k/1M Feedback Resistor Configuration 
 
The next section presents the test results for the same telescopic cascode 
differential amplifier which uses the proposed emitter degeneration resistors for 
means of auto-zeroing.  At the end the results for the two telescopic amplifiers are 
compared. 
4.5.3.2 Telescopic Cascode Amplifier with the Emitter Degeneration Auto-
zeroing Technique 
In this section, the test results for the auto-zeroed telescopic cascode amplifier 
are investigated.  This chip is designed in 0.13 mµ  CMOS8RF IBM process 
technology.  The circuit schematic for this chip can be seen in figure 52.  It is 
basically the same as the telescopic cascode differential amplifier tested in the 
previous section with the added emitter degeneration resistors to perform the auto-
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zeroing process.  The layout for this amplifier chip is done in Cadence Virtuoso 
Layout Editor along with the design rule check (DRC), layout vs. schematic (LVS) 
and extraction from the Assura package.  The chip layout is shown in figure 72.  The 
enhanced view of the layout for the auto-zeroed telescopic cascode differential 
amplifier is shown in figure 73.  A picture of the chip is shown in figure 74. 
 
 
Figure 72: The Chip Layout for the Auto-zeroed Telescopic Cascode Differential Amplifier 






Figure 73: The Auto-zeroed Telescopic Cascode Differential Amplifier Layout 
 
In order to test the auto-zeroed telescopic cascode differential amplifier, it is 
placed in a feedback loop.  First different feedback configurations are used to provide 
a gain of 10V V .  The first feedback resistor combination is 10 kΩ /100 kΩ  .  The 
gain is almost the same as that shown for the telescopic cascode differential amplifier 
and is shown in figure 75.  The output voltages and the output offset voltages for the 
auto-zeroed telescopic cascode amplifier with the control signal are shown in figure 
76.  The amplifier is in the auto-zeroing phase when the control voltage is high and it 
is in the amplification mode when the control voltage is low.  The average output 
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offset voltage is 1.8 mV .  The test results reveal that the output offset voltage for the 
auto-zeroed telescopic cascode amplifier is 17 times less than the output offset 
voltage for the telescopic cascode differential amplifier without the auto-zeroing 
technique.  The input referred offset voltage is calculated by dividing the output offset 
voltage with the amplifier gain.  This voltage is 196 Vµ .  
 
 





Figure 75: Experimental Transient Input and Output Waveforms for the Auto-zeroed Telescopic 
Cascode Differential Amplifier with a 10k/100k Feedback Resistor Configuration 
 
 
Figure 76: Experimental Output Offset Voltage, Output Voltages and the Control Voltage vs. 




Next the closed loop gain of 10V V  is realized with a feedback resistor 
combination of 1 MΩ /10 MΩ .  The gain is the same as that for the telescopic 
cascode.  The output voltages and the output offset voltages for the auto-zeroed 
telescopic cascode amplifier along with the control signal are shown in figure 77.  
The amplifier is in the auto-zeroing phase when the control voltage is high and it is in 
the amplification mode when the control voltage is low.  The average output offset 
voltage during the auto-zeroing period is 9.5 mV .  This average offset voltage is 
reduced to 5.1 mV during the amplification period when the amplifier is connected to 
the signal path.  The input referred offset voltage for the auto-zeroed telescopic 
cascode differential amplifier is the output offset voltage divided by the amplifier 
gain and is equal to 556 Vµ . 
This value is an order of magnitude smaller than the input referred offset 
voltage for the telescopic cascode in section 4.5.3.1 with the same feedback 
configuration. 
At this point, different feedback configurations are used to provide a gain of 
100V V .  The first feedback resistor combination is 100 kΩ /10 MΩ .  The output 
voltages and the output offset voltages for the auto-zeroed telescopic amplifier with 
the control signal are shown in figure 78.  The amplifier is in the auto-zeroing phase 
when the control voltage is high and it is in the amplification mode when the control 
voltage is low.  The average output offset voltage during the auto-zeroing period is 
98.4 mV .  This average offset voltage is reduced to 35.4 mV during the amplification 
period when the amplifier is connected to the signal path.  This output offset voltage 
for the telescopic cascode amplifier for the same feedback resistor combination 
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without the emitter degeneration auto-zeroing technique is 203 mV .  The test results 
reveal that the output offset voltage for the auto-zeroed telescopic cascode amplifier 
is approximately an order of magnitude less than the output offset voltage for the 
telescopic cascode amplifier without the auto-zeroing technique.  It has to be 
mentioned that both amplifiers are used in the same feedback resistor configuration 
and with the same feedback resistor combinations.  The input referred offset voltage 
is calculated by dividing the output offset voltage with the amplifier gain.  This 
voltage is approximately 500 Vµ .  
 
Figure 77: Experimental Output Offset Voltage, Output Voltages and the Control Voltage vs. 
Time for the Auto-zeroed Telescopic Cascode Amplifier used with a 1M/10M Feedback 





Figure 78: Experimental Output Offset Voltage, Output Voltages and the Control Voltage vs. 
Time for the Auto-zeroed Telescopic Cascode Amplifier used with a 100k/10M Feedback 
Configuration   
 
Next the closed loop gain of 100V V  is realized with a feedback resistor 
combination of 10 kΩ /1 MΩ .  The gain is the same as that shown for the telescopic 
cascode differential amplifier.  The output voltages and the output offset voltages for 
the auto-zeroed telescopic amplifier with the control signal are shown in figure 79.  
The average output offset voltage during the auto-zeroing period is 67.8 mV .  This 
average offset voltage is reduced to 30.7 mV during the amplification period when the 
amplifier is connected to the signal path.  The input referred offset voltage for the 
auto-zeroed telescopic cascode amplifier is the output offset voltage divided by the 
amplifier gain and is approximately 430 Vµ .  This is approximately an order of 
magnitude smaller than the input referred offset voltage seen in the previous section 




Figure 79: Experimental Output Offset Voltage, Output Voltages and the Control Voltage vs. 




In this section the experimental results for the telescopic cascode differential 
amplifier and the auto-zeroed telescopic cascode differential amplifier are compared.  
For the closed loop gain of 10V V  with 10 kΩ /100 kΩ  feedback resistor 
combination, the average output offset voltage for the telescopic cascode differential 
amplifier is 30.8 mV .  This output offset voltage for the telescopic cascode 
differential amplifier with the auto-zeroing technique is 1.8 mV .  This translated to 
input referred offset voltage of 196 Vµ .  The experimental results obtained for the 
output offset voltage of the telescopic cascode differential amplifier with and without 
the auto-zeroing technique are shown in figure 80.  These results reveal that the 
output offset voltage for the auto-zeroed telescopic cascode amplifier is 17 times less 
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than the output offset voltage for the telescopic cascode differential amplifier without 
the auto-zeroing technique.  It has to be mentioned that both amplifiers are used in the 
same feedback resistor configuration and with the same feedback resistor 
combinations. 
 
Figure 80: Experimental Output Offset Voltages for the Auto-zeroed Telescopic Cascode 
Amplifier and the Telescopic Cascode Amplifier used with a 10k/100k Feedback Configuration 
 
Next the test results for the closed loop gain of 10V V  realized with a 
feedback resistor combination of 1 MΩ /10 MΩ  are compared.  The average output 
offset voltage is reduced to 5.1 mV during the amplification period when the amplifier 
is connected to the signal path.  This translates to an input referred offset voltage of 
556 Vµ .  The output offset voltage for the telescopic cascode amplifier with the same 
feedback resistor combination without the emitter degeneration auto-zeroing 
technique is 54.8 mV  as seen is section 4.5.3.1.  The test results obtained for the 
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output offset voltage for the telescopic cascode differential amplifier with and without 
the auto-zeroing technique are shown in figure 81.  These results show that the output 
offset voltage is reduced by an order of magnitude.  
 
Figure 81: Experimental Output Offset Voltages for the Auto-zeroed Telescopic Cascode 
Amplifier and the Telescopic Cascode Amplifier used with a 1M/10M Feedback Configuration 
 
To compare the results for the different feedback resistor combinations which 
provide a gain of 100V V , we will start by comparing the results for the feedback 
resistor combination of 100 kΩ /10 MΩ .  The average output offset voltage is reduced 
to 35.4 mV during the amplification period when the amplifier is connected to the 
signal path.  This translates to the input referred offset voltage of 500 Vµ .  The output 
offset voltage for the telescopic cascode amplifier with the same feedback resistor 
combination without the auto-zeroing technique is 203 mV  as seen in section 4.5.3.1.  
The experimental results obtained for the output offset voltage for the telescopic 
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cascode differential amplifier with and without the auto-zeroing technique are shown 
in figure 82.  It can be seen that the output offset voltage for the auto-zeroed 
telescopic cascode amplifier is approximately an order of magnitude smaller than the 
output offset voltage for the telescopic cascode amplifier without the auto-zeroing 
technique. 
 
Figure 82: Experimental Output Offset Voltages for the Auto-zeroed Telescopic Cascode 
Amplifier and the Telescopic Cascode Amplifier used with a 100k/10M Feedback Configuration 
 
The last feedback resistor combination which leads to a closed loop gain of 
100V V  is realized with a feedback resistor combination of 10 kΩ /1 MΩ .  The 
average output offset voltage in this case is 30.7 mV during the amplification period 
when the amplifier is connected to the signal path.  This translates to the input 
referred offset voltage of 430 Vµ .  The output offset voltage for the telescopic 
cascode amplifier with the same feedback resistor combination without the emitter 
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degeneration auto-zeroing technique is 215 mV  as shown in section 4.5.3.1.  These 
experimental results are shown together in figure 83.  As can be seen from the test 
results, the output offset voltage approximately an order of magnitude less than the 
case where the telescopic cascode amplifier is not used with the auto-zeroing 
technique. 
 
Figure 83: Experimental Output Offset Voltages for the Auto-zeroed Telescopic Cascode 
Amplifier and the Telescopic Cascode Amplifier used with a 10k/1M Feedback Configuration 
 
From the comparisons made in this section, it is obvious that the emitter 
degeneration auto-zeroing technique reduces the output offset voltage and as a result 
the input referred offset voltage.  The emitter degeneration auto-zeroing technique 
reduces the input referred offset voltage by more than an order of magnitude. 
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Reset noise defines the limit on signal detection in capacitive sensors.  Reset 
noise occurs in sensing circuits when sensor capacitor is reset causing charge to 
accumulate on the capacitor.  And ultimately the charge value on the capacitor is 
sensed.  Reset noise in capacitive sensors is mainly caused by thermal noise and shot 
noise since thermal and shot noise are an inherent part of transistors, resistors, and 
diodes [31]-[33].  1 f  noise is typically not the dominant noise term in these circuits.  
For the sake of completeness, all the noise sources in integrated circuits are reviewed 
in this chapter. 
5.2 Noise Sources in Integrated Circuits 
In this section, noise sources in integrated circuits are briefly reviewed. 
5.2.1 Thermal Noise 
Thermal noise in a resistor is due to the random motion of electrons caused by 
temperature.  The power spectral density of the thermal noise in a resistor is given by 
equation (5.1). 




The amplitude distribution of thermal noise is white noise in which k  is the 
Boltzman constant, T is temperature in Kelvin, and R is resistance in ohms.  The 
thermal noise of the resistor can be modeled as a current source in parallel with a 








Figure 84: Thermal Noise Representation 
 
5.2.2 Shot Noise 
Shot noise is the time-dependent fluctuations in the current.  Shot noise results 
from the fact that current in semiconductor devices is not a continuous flow, instead it 
is the sum of discrete pulses in time.  Each of these pulses corresponds to the discrete 
transfer of an electron through the conductor.  Shot noise is well known to occur in 
devices such as Schottky barrier diodes and p-n junctions.  Passage of an electron or a 
hole across the barrier is dependent upon the energy and velocity of the carrier.  
Theoretically, this electron or hole transfer can be modeled as a random event.  Shot 
noise in these devices is given by (5.2). 
( )2 22   shot DCI f qI A Hz=     (5.2) 
The effect of shot noise in a diode can be modeled with a current source in parallel 









= 2 2 Di qI f= ∆
 
Figure 85: Small Signal Equivalent Circuit for Junction Diode 
 
Most textbooks mention that shot noise does not exist in resistors but this is 
not true [34], [35].  Shot noise is present in any current stream composed of discrete 
charges.  It is usually just less than thermal (Johnson) noise at room temperature.  In a 
macroscopic resistor, inelastic electron-phonon scattering smoothes out the current 
fluctuations that are caused from the discreteness of an electron.  Shot noise is 
observed in mesoscopic resistors although at lower levels than in a tunnel junction. 
Shot noise in a resistor may be a function of its length.  When the resistor is 
shorter than the mean free path for any scattering process, the electrons can not be 
scattered, so the probability of an electron being transmitted is unity and there is no 
shot noise.  When the resistor is longer than the mean free path for electron scattering, 
the electrons will be scattered by the same process.  For the elastic scattering regime, 
the shot noise is 22 3   qI A Hz , which is one third of the shot noise seen in tunnel 
junctions [35].  If a resistor is longer than the electron-electron scattering length, the 
electrons will experience inelastic collisions.  The electrons will be heated above the 
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lattice temperature.  This is called the hot electron regime [35].  The shot noise in the 
hot electron regime is enhanced to ( )1 2 23 4  qI A Hz . 
As can be seen in both situations the shot noise is proportional to the full 
Poissonian shot noise.  The proportionality constant is just a simple numerical 
coefficient and does not depend in shape of the resistor or the material it is made of. 
Shot noise and thermal noise are very different from each other.  In order to 
have thermal noise, it is not required for current flow to be present.  The electrons can 
move in and out of the resistor in a random motion.  However, current flow is 
necessary for shot noise, thus, the electrons must move randomly, scattered out of 
pure rectilinear motion. 
5.2.3 Flicker Noise 
Flicker noise is present in all active devices.  Flicker noise is caused by traps 
and crystal defects.  The traps, caused by contamination, capture and release carriers 
in a random manner.  Time constants of this process cause noise which is dominant at 
low frequencies.  Flicker noise is the result of the direct flow of current and contains a 





Ii f K f
f
= ∆      (5.3) 
where, f∆  is a small bandwidth at frequency f , I  is direct current, and 1K is the 
constant for a particular device, a is a constant in the range 0.5 to 2, and b is a 
constant of about unity. 
Flicker noise has an arbitrary constant 1K which depends on the device type.  
The constant has also been known to vary for different integrated circuits from the 
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same process wafer.  This happens since the flicker noise is dependent on 
contamination and crystal imperfections which can vary on the same silicon wafer.  
The value of 1K is measured for devices from the same process, and the average value 
is used to predict the flicker noise performance for the integrated circuits in that 
process. 
The amplitude distribution of flicker noise is a non-Gaussian function. The 












Figure 86: Flicker Noise Spectrum Density as a Function of Frequency 
 
5.2.4 Burst Noise 
Burst noise is a low frequency noise present in transistors.  This noise is 
related to the presence of heavy-metal contamination.  For example, gold doped 
devices show high levels of burst noise.  Burst noise resembles a pulse, and the 
repetition rate is usually located in the audio frequency range.  The spectral density of 















     (5.4) 
where, 2K  is a constant for the particular device, I  is the direct current, c  is a 
constant in the range of 0.5 to 2, and cf  is the particular frequency for a given noise 
process. 
A burst noise spectrum is plotted in figure 87.  It can be observed that the 
noise spectrum falls as 21 f at higher frequencies.  The amplitude distribution of 
burst noise is non-Gaussian.  The factor 2K  varies and consequently, should be 










Figure 87: Burst Noise Spectral Density 
 
5.2.5 Avalanche Noise 
Avalanche noise is present in devices such as Zener diodes or pn junctions, 
operating near the internal breakdown field of the materials from which they are 
made.  Holes and electrons in the depletion region of a reverse-biased pn junction 
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receive energy to generate electron-hole pairs by collision with silicon atoms.  One 
carrier can start an avalanche process which will result in many carriers moving 
together.  This process causes large noise spikes, much greater in amplitude than shot 
noise with the same current.  This explains why Zener diodes are avoided in low 
noise circuits. 
5.3 Noise Models of Integrated Circuits 
In this section, the noise models for different devices used in integrated 
circuits are investigated. 
5.3.1 Junction Diodes 
To model the noise for the junction diode, following model of a diode in 
forward bias as shown in figure 88 will be considered.  The resistor, sr , is due to the 
resistivity of silicon.  This resistance exhibits thermal noise which is represented as a 
voltage source in series with sr .  The diode in forward bias is modeled with a 
resistance, dr .  The diode’s shot noise and flicker noise are symbolized as a current 
















2 4s sv kTr f= ∆
sr
 
Figure 88: Noise Model for the Junction Diode 
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The noise sources are expressed in equations (5.5) and (5.6). 





Ii qI f K f
f
= ∆ + ∆     (5.6) 
5.3.2 MOS Transistors 
The drain current in the MOSFET is controlled by the gate source voltage 
through the resistive channel under the gate.  This channel behaves as a resistor 
introducing thermal noise.  This noise can be represented by a current source in 
parallel with the output resistance of the MOSFET in the small signal model as shown 




m ig v or 2
di
 
Figure 89: MOSFET Small Signal Equivalent Circuit with Noise Sources 
 
Since MOS transistors conduct current near the surface of the silicon, surface 
states act as traps.  The surface states capture and release the carriers generating 
flicker noise in MOS transistors.  Flicker noise can also be represented by a current 
source in parallel with the output resistance of the MOS transistor in the small signal 
model.  The flicker noise and thermal noise can be combined into one noise generator 
2









Ii kT f K f
g f
⎛ ⎞
= ∆ + ∆⎜ ⎟
⎝ ⎠
   (5.7) 
Where, DI is drain bias current, K  is an arbitrary constant for a given device, a  is a 
constant between 0.5 and 2, and mg is the device transconductance at the operating 
point.  Equation (5.7) holds for long channel devices.  The thermal noise in short 
channel devices is 2 to 5 times more than the first term in equation (5.7) and results 
from the hot electron effects in short channel devices.   
Another source of noise in deeply-scaled MOSFET transistors is the shot 
noise caused by the gate leakage current.  Here, the gate oxide is thin enough for the 
electrons to tunnel through.  This noise is expressed in (5.8). 
2 2g Gi qI f= ∆       (5.8) 
Since the gate leakage current is very small in MOS transistors, this type of noise is 
of the order of 1510 A Hz− . 
5.3.3 Bipolar Junction Transistors 
When the bipolar transistor is in the forward active region, the collector 
current shows shot noise.  The minority carriers diffuse and drift in the base region to 
be collected at the collector-base junction.  The arrival time of the carriers at the 
collector is a random variable.  The collector shot noise is given in (5.9). 
2 2  c Ci qI f= ∆       (5.9) 
The noise at the base is due to shot noise and thermal noise.  The base current 
is caused by recombination in the base and carrier injection from base to the emitter.  
Since the previous processes are random in nature, the base current contains shot 
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noise.  The base resistor exhibits thermal noise as shown in equation (5.10).  
Similarly, the collector resistor also shows thermal noise; however, it can be 
neglected since the collector resistance is in series with the high impedance collector. 
2 4  b bv kTr f= ∆      (5.10) 
Flicker noise and burst noise have been experimentally characterized by 
current sources in parallel with the base emitter junction.  The flicker noise, burst 
noise, and base shot noise can be combined into one equation, as shown in (5.11). 
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Figure 90: Equivalent BJT Model with Noise 
 
5.3.4 Resistors 
Resistors display thermal noise given by (5.1).  Carbon resistors, in addition, 
present flicker noise.  Therefore when carbon resistors are used as external 
components, flicker noise should be taken into account. 
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5.3.5 Capacitors and Inductors 
Integrated circuits often contain capacitive elements.  Inductors are used in 
high frequency integrated circuits.  Ideal capacitors and inductors are noiseless.  
However, real capacitors and inductors have parasitic resistances which introduce 
thermal noise. 
5.4 Noise Analysis in Detector Circuits  
In this section, noise of the detector front end is investigated.  The diagram of 
a detector front-end is shown in figure 91.  
 
 
Figure 91: A Typical Detector Front End Circuit 
 
The detector capacitor is represented by dC .  The sensor bias voltage is 
applied through a bias resistance, bR .  Capacitor, bC , is a bypass capacitor used to 
avoid any external interference from the supply line to ground.  Capacitor, cC , is a 
coupling capacitor which blocks the sensor bias voltage from the amplifier input.  The 
series resistance, sR , includes any resistance in the connection from the sensor to the 
amplifier.  This resistance includes the sensor electrode resistance, the connecting 
wire resistance, parasitic resistances in the input transistor of the amplifier, and 
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amplifier input protection resistance which is used to protect the amplifier against 
large voltage transients. 
The equivalent small signal noise model for this circuit is shown in figure 20.  
To analyze the circuit, it is assumed that a voltage amplifier is being used so the noise 
contributions of all the components will be introduced as noise voltages at the 
amplifier input.  First, the frequency distribution of all the noise sources present in the 
circuit is determined.  Then, it is integrated over the frequency response of the pulse 
shaper to find the total noise present at the pulse shaper output.  At the end, the 











Figure 92: Equivalent Small Signal Circuit for Detector Noise Analysis 
 
5.4.1 Noise Contributions 
As the first step, the noise contribution from each individual component is 
ascertained. 
5.4.1.1 Detector Leakage Current 
The shot noise of the sensor leakage current is represented by a current noise 




dC 2 2nd di qI=
 
Figure 93: Detector Shot Noise Model 
 
In the model, it is assumed that the input impedance of the amplifier is 
infinite.  In addition, the shunt resistance, signified by bR , is much larger than the 
capacitive reactance of the detector in the frequency range of the pulse shaper.  The 
second assumption rises from the fact that if bR  is too small, the signal charge in the 
detector capacitance will discharge before the pulse shaper output peaks.  In order to 






≈      (5.12) 






, which is the 
assumption made earlier.  With these assumptions, the noise current will flow through 
the detector capacitance yielding the following noise voltage contribution: 









= =    (5.13) 
It can be seen from (5.13) that as frequency increases, the noise decreases.  In other 
words, the noise decreases with shorter shaping time. 
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5.4.1.2 Parallel Resistance 
The bias resistor, bR , is effectively in parallel with the amplifier input so the 
noise generator for this resistor is modeled as a current source, npi , in parallel.  The 
equivalent circuit is portrayed in figure 94.  
 






Figure 94: Noise Model for the Bias Resistor 
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 (5.14) 
Integration of (5.14) over the frequency range which is infinite in this case is given by 


















  (5.15) 
Obviously the result is independent of bR  and referred to as “kTC” noise.  
“kTC” noise is commonly interpreted as the detector capacitance noise erroneously.  
The detector capacitor is noiseless as it does not source or sink charge, it merely 
stored it.  Although, noise is generated in the resistor, it is independent of the 
resistance, bR .  The reason for this is that bR  defines both the primary noise and 
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noise bandwidth of the circuit.  As bR  increases, its thermal noise increases.  At the 
same time, the noise bandwidth decreases.  This makes the total noise independent of 
bR . 
5.4.1.3 Series Resistance 
The noise generator for the series resistance, sR , is signified by a voltage 
source 2 4ns se kTR= , which is simply in series with the other noise sources in the 
circuit. 
5.4.1.4 Amplifier Input Noise 
Amplifier noise sources are not physically present at the amplifier input.  The 
amplifier noise is generated in the amplifier and appears at the output.  This noise is 
referred to the input by dividing the output noise by the amplifier gain. 
The amplifier noise is described by a combination of voltage and current 
sources at its input, nae  and nai , respectively.  The noise voltage sources are in series 






= +       (5.16) 
The first term is the white noise distribution while the second term represents 
the 1 f  noise.  The noise coefficient, fA , is device specific on the order of 
10 12 210  to 10  V− − .  White noise distributions remain white.  However, some of the 
noise current will flow through the detector capacitor resulting a frequency dependent 
noise voltage, ( )na di Cω .  Here the original white noise spectrum of the shot noise 
and the bias resistor thermal noise now has a 1 f  behavior. 
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5.5 Equivalent Noise Charge in the Detector Front End 
At this point, we have calculated the noise contribution of each component in 
the amplifier front-end.  The frequency distribution of the noise voltage at the 
amplifier input from each of the individual noise sources determined in the previous 
sections can be used to find the equivalent noise charge in the detector front end.   
The equivalent noise charge is defined as the input signal charge for a signal-to-noise 
ratio of one.  In order to calculate the equivalent noise charge, the equivalent output 
noise is measured.  The output signal is found for a known input signal.  Next, an 
equivalent noise charge, which corresponds to a signal charge where 1S N = , is 
determined. 
In this case, it is assumed that the pulse shaper is a simple RC-CR shaper with 
equal differentiation and integration time constants, d iτ τ τ= = .  The equivalent noise 
charge is given in (5.17). 
( )
22
2 2 2 242 4 4
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= + + + + +⎢ ⎥⎜ ⎟⎜ ⎟
⎢ ⎥⎝ ⎠ ⎝ ⎠⎣ ⎦
 (5.17) 
The pre-factor ( )2 8e  normalizes the noise to signal gain.  The first term is a 
combination of all the noise currents which increases with shaping time and has no 
dependence upon detector capacitance.  The second term is a combination of all the 
noise voltages.  Unlike the previous term, the second term decreases with shaping 
time and increases with detector capacitance.  The third term represents the 1 f  noise 
as a voltage source and increases with sensor capacitance.  The 1 f  noise is 
independent of the shaping time because the total noise of the 1 f  source depends on 
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the ratio of the lower to upper cutoff frequencies, not on the absolute noise 
bandwidth.  If iτ  and dτ  are scaled by the same factor, this ratio stays constant. 
The equivalent noise charge as a function of shaping time is shown in figure 
95.  At short shaping times, the voltage noise is noticeably the dominant factor, while 
at long shaping times the current noise is the dominant factor.  The equivalent noise 
charge is at its minimum when the current and voltage noise contributions are equal.  
The minimum noise is flattened by the 1 f  noise.  An increase in the sensor capacitor 
will increase the noise voltage contribution and shift the minimum to longer shaping 
times.  In addition, it will increase the minimum noise. 
 
Figure 95: Equivalent Noise Charge vs. Shaping Time  [2] 
 
Noise can be decreased by reducing the detector capacitance and leakage 
current.  Noise reduction can also be accomplished by careful selection of all 
resistances in the circuit and choosing the optimum time constant for the pulse shaper.  
By reducing the detector leakage current and increasing the bias resistor bR , longer 
shaping times with lower noise are achieved. 
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The noise of a well designed amplifier depends mainly on the input transistor.  
Fast and high gain transistors are the most effective.  In MOSFETS, the noise current 
contribution is very small.  The equivalent input noise voltage is 2 4n me kT gα where 
mg is the transconductance which increases with operating current.  Considering a 
specific operating current, the transconductance is increased if the channel length is 
reduced.  In other words, scaling the feature size will cause a reduction in noise.  At a 
given channel length, the noise is minimized when the device is operating at its 
maximum transconductance.  To decrease the noise, the width of the device can be 
increased.  Along with an increase in transconductance, the device input capacitance 
also increases.  If the width of the device further increases, the reduction in noise is 
outweighed by an increase in total input capacitance.  Optimum noise performance is 
obtained when the MOSFET’s input capacitance is equal to the external capacitance 
which includes sensor plus stray capacitances.  
Capacitive matching increases the power dissipation.  The circuit can operate 
at significantly lower currents with just a minor increase in noise.  Power dissipation 
is critical in large detector array sensors therefore MOSFETS are never operated at 
their minimum noise.  It is best to find a compromise between power dissipation and 
minimum noise tradeoff. 
5.6 Effect of Feedback on Noise Performance 
It is very important to note that feedback does not improve the noise 
performance of the circuit.  Considering the feedback network shown in figure 96(a), 
the input referred noise of the amplifier, 1A , is represented by a voltage source, nV .  It 
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is assumed that the feedback network is noiseless.  The following relationship holds 








    (5.18) 
Using the above expression in (5.18), the circuit of figure 96(a) can be 
simplified to the circuit of figure 96(b).  The overall noise of the circuit with the 
feedback network can still be represented by nV .  As can be observed, the input-
referred noise voltage and current remain the same if the feedback network is 
noiseless.  However, the previous statement is valid as long as the output of the 
circuit is the same quantity sensed by the feedback network. 
In practice, the feedback network introduces noise to the circuit.  The 
feedback network usually consists of resistors which introduce thermal noise in the 
circuit.  As an example, figure 97(a) considers a feedback network realized by a 
resistive divider using ER  and FR .  The noise of the amplifier a  is represented by 
equivalent input noise generators, 2iai  and 
2
iav , as shown in figure 97(b).  Thermal 
noise in FR  and ER  are represented by the voltage sources 
2
fv  and 
2
ev .  The 
equivalent input referred noise voltage and current are represented by 2iv  and 
2
ii , as 
shown in figure 97(c). 
The equivalent input referred noise voltage is found by short circuiting the 
inputs of the circuits, shown in figures 97(b) and 97(c).  The following relationship 
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Assuming all noise sources in the circuit are independent and expressed as 
2 4e Ev kTR f= ∆  and 
2 4f Fv kTR f= ∆ , the following relationship for the equivalent input-
referred noise voltage can be characterized by (5.19). 
2 2 2 2 4i ia iav v i R kTR f= + + ∆     (5.19) 
This expression in (5.19) describes the basic amplifier noise voltage plus two 
other terms.  The second term is small and, therefore, can be neglected.  However, the 















( )b  
Figure 96: Feedback in a Noisy Circuit 
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The input referred equivalent noise current is found by opening the inputs of 




































( )c  
Figure 97: (a) Series-Shunt Feedback Circuit (b) Series-Shunt Feedback Circuit with Noise 
Sources (c) Equivalent Representation of (d) with Two Noise Sources 
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Chapter 6:  Review of Previously Proposed Techniques for 




In this chapter, a review of the work previously done for noise reduction in 
capacitive sensors will be provided, and four different techniques for noise reduction 
in capacitive sensors will be described.  The first three techniques reduce noise by 
precise measurement and feedback control [36]-[41].  The fourth technique 
accomplishes noise reduction by focusing upon the pre-amplifier/amplifier chain in 
the readout circuit [42]-[44].   
To summarize four techniques appearing in the literature are reviewed. They are as 
follows: 
1. Capacitive control 
2. Bandwidth control 
3. Charge control 
4. Low noise pre-amplifier/amplifier chain 
 
6.2 Capacitive Control 
The capacitive control technique was first introduced by Fowler et al [36].  
The process can be described in three steps.  First of all, hard reset is performed on 
the capacitive sensor.  An amplifier, called an error amplifier, is used in a feedback 
loop and connected to the sensor with a capacitor.  The amplifier compares the output 
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of the sensor to a reference voltage, refV , and attenuates the noise on the capacitor 
node by keeping it as close as possible to the reference voltage.  After this process is 
complete, the loop is opened, and the sensor can detect the signals again.  As a result, 
the reset noise is reduced because the error amplifier compares the sensor voltage 
with a reference voltage.  This of course assumes correlated noise sources of the 




















Figure 98: Capacitive Control Technique Schematic 
 
Figure 99 shows the timing diagram for the capacitive control.  Hard reset is 
performed between 1t  and 2t .  The feedback loop is connected to the sensor capacitor, 
seC , via the feedback capacitor, fC , between 3t  and 4t  as shown in the timing 
diagram of figure 99.  The duration defined by 1 2t t−  is chosen such that the sensing 
node reaches its steady state, and 3 4t t−  is chosen such that the feedback loop reaches 
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Figure 99: Timing Waveforms for the Capacitive Control Technique 
 
Analogies can be used to help visualize the noise reduction technique.  The 
analogy is shown in figures 100, 101 and 102.  Although the analogy is far from 
perfect, considering how the noise reduction technique works, it will be mentioned 
for the sake of completeness.  In each of these figures, two buckets of balls are 
connected together using a ramp.  The balls represent the holes and their 
corresponding level represents the voltage of the bucket.  Some use another analogy 
called the hydraulic analogy considering water and water vapor being the natural 




Figure 100: Analogy- High to Low Potential 
 
Figure 101: Analogy- Low to High Potential 
 
 





In each of the figures, the bucket on the left hand side has an infinite volume 
and represents a perfect voltage source.  The bucket on the right hand side has a finite 
capacity and represents a perfect capacitor.  The ramp that connects the buckets 
signifies a finite resistance where the length divided by the width of the ramp is 
proportional to the resistance.  In figure 100, the potential difference drives the balls 
from left to right.  In figure 101, the potential difference between the buckets derives 
the balls from right to left.  In figure 102, there is no potential difference between the 
buckets causing the balls to move from one bucket to the other just by diffusion.  The 
analogy can even be used to describe the reset noise on the sensor capacitor.  When 
the ramp is level, meaning the levels of balls in the two buckets are the same, the 
balls move from one bucket to the other due to their thermal motion.  So at any time 
t , the number of balls in the bucket on the right hand side is a random variable.  If at 
time swt t= , the width of the ramp is suddenly set to zero; the balls can not travel back 
and forth between the buckets anymore.  Therefore, the number of balls in the right 
hand side bucket is suddenly frozen.  The uncertainty in the number of balls in the 
right hand side bucket at swt t>  is analogous to the charge noise on the sensor 
capacitor after hard reset.  
In this analogy, it is assumed that the sensor capacitor is a bucket with a finite 
number of balls and the feedback capacitor is another bucket used to either add or 
subtract balls to the sensor capacitor bucket. 
After the hard reset, the number of balls in the sensor capacitor bucket is a 
random value.  If the number of balls in the sensor capacitor bucket can be measured 
 137 
 
to a sufficient accuracy, then the balls can be added or subtracted from the sensor 
bucket using the feedback capacitor bucket.  This analogy is shown in figure 103. 
 
Figure 103: Analogy for the Capacitive Control Technique 
 
The relative ratio of fC  to seC , determines how well the balls in the sensor 
capacitor bucket can be controlled.  If fC  is large enough to hold 2 balls then you can 
easily add or subtract one ball at a time from the sensor capacitor bucket.  If fC  is 
twice as large as seC , then we can either fill or empty seC  completely.  As a result, 
less control is obtained over the final number of balls in the sensor capacitor bucket.  
One of the most important parts of designing any circuit that uses capacitive feedback 





At this point, a review of the simulation results presented for the capacitive 
control noise reduction technique by Fowler et al is provided.  The measure of noise 
reduction techniques used is the reset noise reduction factor (RNRF) which is defined 
as the hard reset noise power divided by the active reset noise power.  The simulation 
results presented were generated using HSPICE.  A 0.18 mµ  CMOS process was 
used in the simulations.  The simulations were performed with 2.8 VddV =  and 
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2.0 VresetV = at 25 CT
°= .  The reset period was held constant.  The fixed pattern 
noise is not taken into account in these simulations.  Figure 104 shows the input and 
output waveforms for the circuit in figure 98. 
 
Figure 104:  Input and Output Waveforms for the Capacitive Control Technique Circuit [41] 
 
 




Table 3 gives all the parameters used for capacitors, transistors, and amplifiers 
in figure 98.  The transient noise simulation of the capacitive control circuit is shown 
in figure 105.  The noise voltage on the sensor capacitor corresponding to the hard 
reset at 10ms is 20.72 Vµ .  The noise power after 20 sµ  is 20.33nV .  Therefore, the 
RNRF of the circuit is 7.2 0.331 21.8= . 
 
Component/Parameter Value 
lC  0.3pF 
fC  0.4fF 
seC  5.4fF 
stC  5fF 
1,M W L  0.4 0.6m mµ µ  
1, thM V  0.45 V 
1,fM W L  0.7 1.2m mµ µ  
1,f thM V  0.45 V 
1, transconductancefM  21.3 Sµ  
1, body effect conductancefM 6.2 Sµ  
1,output conductancefM  49nS  
Opamp transconductance 24.5 Sµ  
Opamp output conductance 84.7nS  
 




6.3 Bandwidth Control  
Another technique to reduce the reset noise is using bandwidth control.  This 
technique uses a feedback loop to directly attenuate the thermal noise of the reset 
transistor.  It was first described by Loose et al. [37] Bandwidth control is a two step 
process.  The circuit that uses bandwidth control to reduce the reset noise is shown in 
figure 106.  In the first step, the sensor capacitor is hard reset.  In the second step, an 
error amplifier is connected to the sensor capacitor in a feedback loop using a time 
varying resistor.  The time varying resistor is increased until the bandwidth of the 
amplifier is larger than the noise bandwidth of the resistor.  The bandwidth of the 
time varying resistor is approximately
( )( )( )
1
4 se fr t C C+
.  The time varying resistor 
that connects the feedback amplifier to the sensor capacitor must be disconnected by 
the end of the reset period since ( )r t →∞  as t →∞ .  The timing waveforms for the 




















Figure 106: Bandwidth Control Technique Circuit Schematic 
 
 
Figure 107: Timing Control Transient Waveforms [41] 
 
The analogy used to help visualize the noise reduction technique will be now 
considered for bandwidth control.  This analogy is shown in figure 108.  Just as in last 
section, assume that the sensor capacitor seC  is realized as a bucket that contains a 
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finite number of balls.  The resistance, ( )r t , is assumed to be a ramp that connects 
the sensor capacitor, seC , to a bucket that contains an infinite number of balls.  After 
hard reset, the number of balls in the sensor capacitor bucket is some random value.  
Assuming we can measure the number of balls in the seC bucket to a good accuracy 
while reducing the width of the ramp, the difference in the number of balls in the seC  
bucket and infinite bucket can be used to control the number of balls in the sensor 
capacitor bucket.  For example when the width of the ramp is wide enough for one 
ball to be added or subtracted from the sensor capacitor bucket, the slope of the ramp 
can be used to control the number of the balls in the seC bucket.  It has to be 
mentioned that the slope of the ramp is actually the difference between the levels of 
balls in the buckets which corresponds to the voltage difference between the two 
buckets as defined before.  So if we can adjust the ramp faster than the balls can jump 
on to or fall off the ramp due to their thermal motion the uncertainty of the number of 
balls in seC  can be reduced. 
 




In this case, determining the best waveform for ( )r t  as a function of time is 
one the most important factors in the design.  The width of the ramp as a function of 
time is what defines the waveform of ( )r t .  Also, it is required to be able to measure 
the charge stored on seC  accurately and change ( )r t  accurately in this technique.   
The input and output waveforms for this noise reduction technique are shown in 
figure 109.  The circuit parameters for the circuit shown in figure 106 are shown in 
table 4.  A transient noise simulation for the bandwidth control circuit is shown in 
figure 110. The hard reset noise voltage power on the sensor capacitor at 5 sµ  is 





. The noise power after 25 sµ  is 268 Vn . Therefore, the RNRF of 
this circuit is 6.5 0.68 9.5= . 
 




Figure 110: Transient Noise Waveforms for the Bandwidth Control Technique [41] 
 
Component/Parameter Value 
lC  0.3pF 
fC  0.4fF 
seC  6fF 
1,M W L  0.42 0.6m mµ µ  
1, thM V  0.45V 
1,fM W L  1.2 0.5m mµ µ  
1,f thM V  0.45V 
1, transconductancefM  36.2 Sµ  
1, body effect conductancefM 8.3 Sµ  
1,output conductancefM  360nS  
refv  1.0V 
 
Table 4: Simulation Parameters for the Bandwidth Control Technique Circuit [41] 
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6.4 Charge Control 
Charge control reduces reset noise by determining when to stop charging the 
sensor capacitor after the hard reset.  This technique was first introduced by Lee et al 
[38].  In charge control, the reset noise in the sensor capacitor is reduced in three 
steps.  First a hard reset is done.  After a conventional hard reset operation, a current 
source is connected to the sensor capacitor.  The current source discharges the sensor 
capacitor node until it reaches a reference voltage, refV .  When the voltage across the 
sensor capacitor falls below the reference voltage, the current source is disconnected 
from the capacitive sensor.  The schematic of a circuit that utilizes charge control to 






















The input referred noise of the amplifier, ( )1nV t , is assumed to be a white 




σ .  The reset current 
source, rI , is implemented using a transistor that operates in the subthreshold regime.  
The current source is assumed to have a shot noise given by a two sided power 
spectral density of 2RqI A Hz .  Ignoring the output impedance of the transistor, the 
noise power spectral density of the sensor capacitor node voltage fluctuation is given 
by ( ) 2 22  R seqI fC V Hzπ .  The noise power spectral density is concentrated at the 
low frequencies.  If the bandwidth of the feedback amplifier is high enough to follow 
the voltage fluctuation of the capacitive node during discharge, reset noise reduction 
is achieved.  
Using the same analogy used for the previous noise reduction techniques, the 
charge control technique can also be visualized.  The capacitive sensor, seC , is a 
bucket which has a finite number of balls. ( )rI t is a stream of balls that fall into the 
sensor capacitor bucket.  This analogy is shown in figure 112.  It assumes that after 
hard reset seC  is filled with a fixed number of balls, n .  If the number of balls in 
seC can accurately be measured fast enough, ( )rI t  can switch out of the circuit such 
that the number of balls in seC  is exactly n .  It is assumed that the speed at which 
( )rI t  can be switched out of the circuit is much faster than the average rate that the 
balls fall into seC .  In order to have a good design in this case, three things should be 
taken into account: accurate measurement of the number of balls in seC , speed at 




Figure 112: Analogy for the Charge Control Noise Reduction Technique 
 
The input and output waveforms for this noise reduction technique are shown 
in figure 113.  The circuit parameters for the circuit shown in figure 111 are shown in 
table 5.  The transient noise simulation for the bandwidth control circuit is shown in 
figure 114.  The noise power after 20 sµ  is 20.1 Vµ .  Therefore, the RNRF of this 




Figure 113: Input and Output Transient Waveforms for the Charge Control Technique [41] 
 
 













lC  0.3pF 
fC  0.4fF 
seC  6fF 
1,M W L  0.42 0.6m mµ µ  
1, thM V  0.45V 
1,fM W L  1.2 0.5m mµ µ  
1,f thM V  0.45V 
1, transconductancefM  36.2 Sµ  
1, body effect conductancefM 8.3 Sµ  
1,output conductancefM  360nS  
refv  1.0V 
rI  0.23nA 
1Comp , gain bandwidth 167MHz 
1Comp , DC gain 2311 
1Comp , Input referred noise 5.79 2nV  
 







6.5 Low Noise Pre-amplifier/Amplifier Chain 
The idea of a low noise pre-amplifier/amplifier chain to reduce the noise in 
capacitive sensors was first introduced by Cook et al [42]-[44].  The VLSI readout is 
designed to work with indium bump bonding to a CdZnTe pixel detector.  Each pixel 
is read out by a self-triggering signal processing chain which includes a pre-amplifier, 
shaping amplifier, and peak detect/hold circuit.  The schematic of the simplified pulse 
processing chain is shown in figure 115.  The signal is amplified in the first two low-
noise pre-amplifier stages.  In order to have a low noise operation, long restoration 
time constants are necessary.  This can be achieved by using large resistance in the 
feedback loop and implemented using active circuitry.  The shaping of the signal 
occurs in the third and fourth stages.  Shaping is necessary for optimum noise 
performance.  The peak detect/hold circuitry includes a comparator and the minimum 








Figure 115: Simplified Signal Processing Chain Schematic 
 
The detailed schematic of the pre-amplifier/amplifier section is shown in 
figure 116.  In this circuit, the detector pixel is simulated using an on-chip capacitor 
and a leakage current source representing the detector leakage current. Cook et al 




The pre-amplifiers, 1A  and 3A , shown in the figure are folded cascode single 
ended differential amplifiers.  In this case, the input amplifier 1A  is designed to work 
with a low input capacitance of 200 fF .  The large feedback resistance in the first 
stage is implemented using a PMOS transistor, 1M , biased in sub-threshold by 
amplifier, 2A , with a gain of one half. 
The large resistance in the second stage feedback is implemented using a 
combination of a smaller value resistor, current divider and amplifier.  All of the 
resistances, 2R through 6R , are implemented this way.  For example, the 2 gΩ  
resistor, 2R , is implemented using a 25 kΩ  resistor working together with amplifier, 
4A , and current mirrors and dividers 3M , 4M , 5M , and 6M .  The amplifier, 4A , holds 
one side of the 25 kΩ  resistor at a constant voltage converting the signal at the output 
of 3A  to a current.  This current is divided by the current mirrors/dividers to 
implement the desired feedback resistance. 
Cook et. al. [42]-[44] reported that the noise performance was acceptable but 
not as good as predicted by SPICE.  For the 40usec peak time settling and 0.1 pA  
detector leakage current, the measured noise referred to the input was approximately 
50 electrons or 0.25keV FWHM energy loss in CdZnTe.  This could be due to the 
possibility that the flicker noise coefficients for the PMOS and NMOS transistors 
used in SPICE are not the same as these on the particular prototype chip used.  The 








Chapter 7:  A Novel Noise Reduction Technique for High 
Capacitance Sensor Arrays 
 
 
7.1 Introduction  
The past two decades have witnessed a considerable improvement in image 
sensors and detectors, aimed at low noise and clear signal output.  Detectors and 
sensors have become routine in high energy physics applications, leading to low noise 
electronic read-out arrays - an indispensable component in a broad range of 
applications such as space missions, synchrotron light sources, and medical imaging.  
NASA is one of the world’s leading agencies in integrating new sensor 
technologies for earth resource management surveillance and astronomy.  Innovative 
signal processing chain electronics are required to fully exploit the potential of these 
devices.  Many sensing circuits in detectors, such as CdZnTe detectors used by 
NASA for gamma ray detection, depend upon accumulating charge on a capacitor.  
The charge uncertainty on the capacitor when it is reset to a reference voltage causes 
noise, reset noise, as a result of shot and thermal processes.  Reset noise is enhanced 
by the sensing capacitor.  Therefore, low noise readout circuitry capable of driving a 
high input capacitance is essential for detector systems.  Our goal is to provide a 
flexible signal processing chain for high capacitance sensors.  This innovative signal 
processing chain is aimed at increasing the signal-to-noise ratio in pixel detectors and 
sensors.  The resulting system can be used in wide variety of detectors with a range of 
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applications such as random access pixel detectors, fully depleted CCDs, hybrid 
detector systems, and superconducting detector arrays. 
In this chapter, a noise reduction technique for high capacitance sensor arrays 
is introduced.  Here, we are dealing with charge sensing sensors, where the charge is 
stored on the sensor capacitor node.  This technique is a low noise signal processing 
chain that consists of a pre-amplifier/amplifier chain.  The low noise pre-
amplifier/amplifier chain is used as the signal processing readout circuitry for high 
capacitance sensors.  This is shown in figure 117. 
The requirements for this amplifier include (but are not limited to): 
1. Low noise  
2. The ability to drive a high input capacitance 
3. High gain 
4. High bandwidth 
The most important factor to consider is the reduction of the pre-
amplifier/amplifier noise without inflicting any limitations on the gain or the 
bandwidth as far as the signal is concerned.  A folded cascode amplifier is used for 
amplification.  The amplifier is described in more detail in section 7.2.  The amplifier 






Figure 117: Pre-Amplifier/Amplifier Chain used in a Multiplexed Detector 
 
7.2 Pre-amplifier/Amplifier Readout Circuitry 
A low noise pre-amplifier/amplifier readout circuitry is designed for the pixel 
detector system.  The amplifier has two stages.  Each stage is a folded cascode 
amplifier with a class AB push-pull output stage.  Figure 118 shows the block 
diagram of the pre-amplifier/amplifier chain.  Figure 119 portrays the detailed 
schematic of the pre-amplifier/amplifier readout block diagram previously shown in 
figure 118.  The two stages are exactly identical.  The circuit parameters for the 
amplifiers are shown in table 6.  Each amplifier consumes 100 Aµ .  The power 
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Transistor Size ( )W L  
1 2,  M M  25/2 
3 4,  M M  25/2 
5 6,  M M  25/2 
7 8 9 10,  ,  ,  M M M M  50/2 
11 12,  M M  50/2 
13 14,  M M  25/2 
15 16,  M M  15/2 
17 18,  M M  25/2 
19 20,  M M  25/2 
21M  330/1 
22M  50/1 
 
Table 6: Amplifier Circuit Parmeters 
 
A capacitor and a leakage current source are used for electronic simulation of 
the detector circuit.  The detector leakage current is simulated with a current source 
represented by a transistor biased in sub-threshold, while the detector capacitance is 
simulated by a 100 nF  capacitor.  The capacitor used for simulating the detector is 
much higher than the capacitor used by Cook et al [42].  Cook et al used a 200 fF  
capacitor.  This capacitor is more than 5 orders of magnitude smaller than the 
capacitor employed in this scenario at the amplifier input.  In a case dealing with such 
a high sensor capacitance, the signal is the voltage stored on the sensor capacitance.  
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The large sensor capacitance increases the charge uncertainty on the sensor 
node after reset.  Due to the fact that a large capacitance enhances the reset noise 
component of the system’s signal-to-noise-ratio, innovative techniques need to be 
incorporated in readout arrays to increase the signal-to-noise ratio.  In order to reduce 
the higher reset noise at the amplifier input, correlated double and capacitive 
matching are used.  
Correlated double sampling is used at the amplifier input by taking advantage 
of the fact that the amplifier can perform correlated double sampling without the need 
of additional circuitry.  Correlated double sampling can be incorporated into the pre-
amplifier/amplifier chain by adding only a reset switch and capacitor.  In order to 
implement correlated double sampling, a reset switch is used which is closed during 
the reset cycle.  During the reset cycle, the reset noise is stored on the capacitor used 
at the input for this purpose.  During the signal cycle, the reset switch is opened, and 
the amplifier cancels the reset noise while amplifying the signal.  By taking two 
samples and subtracting them, any noise source that is correlated to the two samples 
will be ideally removed or minimized.  Even a slowly varying noise source that is not 
correlated completely will be reduced in magnitude.  Noise introduced at the output 
of the pre-amplifier/amplifier chain consists primarily of kTC noise from the charge 
sensing node.  The kTC noise will be removed by correlated double sampling.  Low 
frequency noise sources will be attenuated by correlated double sampling. 
Capacitive matching is also used at the amplifier input to reduce the reset 
noise at the sensor node.  This method calls for an additional capacitor to be placed at 
the input of the pre-amplifier/amplifier chain.  This capacitor must be equivalent to 
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the capacitance seen at the pre-amplifier input.  The capacitance seen at the input of 
the pre-amplifier is the feedback capacitor, Cf1, multiplied by the open loop gain of 
the pre-amplifier, A1.  The capacitor referred to as Cmatch in figure 118 is used at the 
amplifier input for the purpose of matching, in order, to increase the signal-to-noise 
ratio at the input of the pre-amplifier/amplifier chain.  The matching capacitor is 
chosen to be equal to the product of Cf1 and A1.  By using capacitive matching, we are 
following the principle of impedance matching which maximizes the signal power 
transmission into the amplifier system.  
The Low noise pre-amplifier/amplifier readout circuitry shown in figures 118 
and 119 is designed and simulated in 0.13 mµ  CMOS8RF IBM process technology 
using Cadence Spectre.  In the next section the simulation results for the pre-
amplifier/amplifier readout circuitry is presented and analyzed. 
7.3 Simulation Results 
The pre-amplifier/amplifier chain is designed and simulated in 0.13 mµ  
CMOS8RF IBM process technology using Cadence Spectre.  It can be observed from 
the simulation results that the pre-amplifier/amplifier chain with correlated double 
sampling has a higher signal-to-noise ratio than the pre-amplifier/amplifier chain that 
does not employ correlated double sampling or capacitive matching. 
In order to show the effect of capacitive matching on the performance and the 
to demonstrate it’s advantages, two different scenarios are used.  One scenario is the 
pre-amplifier/amplifier chain using only the correlated double sampling technique 
and the other is the same signal processing chain with both the correlated sampling 
and capacitive matching.  The two results are then compared to illustrate the signal-
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to-noise ratio improvement due to capacitive matching along with correlated double 
sampling. 
In the first setup, the matching capacitance is not used at the input of the pre-
amplifier in the readout circuitry.  The input to the pre-amplifier/amplifier chain from 
the capacitive sensor is simulated by a pulse with a pulse width of 0.5µs and 
amplitude of 1 mV .  The pulse contains a DC offset of 1.8V  to provide the necessary 
input DC bias voltage for the signal processing chain.  In this case the pre-
amplifier/amplifier frequency response is shown in figure 120 and it has a gain of 
40 dB .  Each stage provides a gain of 20 dB .  The bandwidth of the pre-
amplifier/amplifier circuit ranges from 1 kHz  to 10 MHz .  The transient input and 
output waveforms for the readout circuitry are shown in figure 121.  The equivalent 
output noise of the signal processing chain is shown in figure 122.  The amplifier has 
a maximum equivalent output noise of 145µV/√Hz.  This is equivalent to 
approximately 170 electrons.  The signal-to-noise ratio for the pre-amplifier/amplifier 
chain is about 680V V .  This signal-to-noise ratio is 10 times larger than the signal-
to-noise ratio for the amplifier designed by Cook et. al [42]. 
The results for when capacitive matching is used without correlated double 
sampling are shown in figure 123 and 124. Figure 123 shows the frequency response.  
In this case the pre-amplifier/amplifier has a gain of 63 dB .  Figure 124 shows the 
equivalent output noise of the pre-amplifier/amplifier chain. The signal-to-noise ratio 
in this case is approximately 500 V/V.  This signal-to-noise ratio is 10 times larger 





Figure 120: Frequency Response of the Pre-amplifier/Amplifier Employing Correlated Double 
Sampling without Capacitive Matching 
 
In the second setup the matching capacitor is used to provide capacitive 
matching at the pre-amplifier input and to maximize the signal-to-noise ratio.  In this 
case the pre-amplifier/amplifier has a gain of 63 dB .  The frequency response is 
shown in figure125.  The transient input and output waveforms for the pre-
amplifier/amplifier chain are shown in figure 126.  The equivalent output noise of the 
signal processing chain is shown in figure 127.  The amplifier has a maximum 
equivalent output noise of 280µV/√Hz.  This is approximately equivalent to 90 
electrons.  The signal-to-noise ratio for the pre-amplifier/amplifier chain is about 
5300V V .  This value is more than 80 times larger than the signal-to-noise ratio of 











Figure 121: (a) Simulated Input and (b) Output Transient Waveforms of the Pre-
























Figure 122: Simulated Equivalent Output Noise of the Pre-amplifier/Amplifier Employing 




Figure 123: Frequency Response of the Pre-amplifier/Amplifier using Capacitive Matching 
without Correlated Double Sampling 




Figure 124: Simulated Equivalent Output Noise of the Pre-amplifier/Amplifier Employing 
Capacitive Matching without Correlated Double Sampling 
 
It is evident from the simulation results that capacitive matching makes a 
significant difference in the equivalent output noise of the pre-amplifier/amplifier 
chain.  As can be seen the equivalent output noise for the case using the capacitive 
matching is 280µV/√Hz.  The equivalent output noise for the case that does not 
employ the capacitive matching technique is 145µV/√Hz.  The maximum equivalent 
output noise for the setup with the capacitive matching is more than the equivalent 
output noise for the case without the capacitive matching.  Though, attention has to be 
paid to the fact that the gain in the scenario with the capacitive matching is 60 dB , 
while the gain for the case not using the capacitive matching is 40 dB .  So although 
the equivalent output noise is larger for the capacitively matched pre-
amplifier/amplifier, the equivalent signal-to-noise ratio in this case is much larger 
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than the SNR for the pre-amplifier/amplifier chain that does not use the capacitive 
matching. 
As can be seen from the simulation results, the correlated double sampling 
and capacitive matching techniques used along with the low noise pre-
amplifier/amplifier chain improve the signal-to-noise ratio by 80 times compared to 
the previous technique which was proposed by Cook et. al.  The signal-to-noise ratio 
for the pre-amplifier/amplifier chain employing correlated double sampling and 
capacitive matching is 5300V V .  This value reduces to 680V V when only 
correlated double sampling is used to reduce the noise and increase the signal-to-
noise ratio.  This shows that capacitive matching increases the signal-to-noise ratio by 
approximately an order of magnitude. 
 
 
Figure 125: Frequency Response of the Pre-amplifier/Amplifier using Correlated Double 









Figure 126: (a) Simulated Input and (b) Output Transient Waveforms of the Pre-






Figure 127: Simulated Equivalent Output Noise of the Pre-amplifier/Amplifier using Correlated 
Double Sampling and Capacitive Matching 
 
In the next section the pre-amplifier/amplifier readout circuitry chip is tested 












7.4 Experiment Results 
The pre-amplifier/amplifier readout circuitry is designed and fabricated in 
0.13 mµ  CMOS8RF IBM process technology.  The layout of this chip is shown in 
figure 128.  The enhanced views for the layout of the pre-amplifier/amplifier readout 
circuitry are shown in figures 129 and 130.  A picture of this chip is shown in figure 
131. 
 




Right now, the feedback capacitors are implemented as off chip capacitors.  
This is due to the fact that 0.13 mµ  CMOS8RF IBM process technology does not 
include capacitors yet.  This is also useful for testing and debugging purposes.  In 
future, once the 0.13 mµ  CMOS8RF IBM process is developed further, these 
capacitors can be implemented on chip. 
 
Figure 129: The Pre-amplifier/Amplifier Layout for the Low Noise Signal Processing Chain 
Shown in Figure 118 
 





Figure 131: Low Noise Pre-amplifier/Amplifier Readout Circuitry Chip 
 
First a single stage of the pre-amplifier/amplifier chain is tested individually 
to make sure that each stage functions properly.  The setup for this is shown in figure 
132.  A sine wave with a frequency of 100 kHz  is used at the input of the pre-
amplifier.  The pre-amplifier stage is set up with a feedback loop with a closed loop 
gain of 10V V .  This closed loop gain is achieved using a 10 kΩ /100 kΩ  resistor 
combination realized by 1R  and 2R  shown in figure 132.  The input and output 
transient waveforms are shown in figure 133.  The 3 dB  bandwidth for the pre-
amplifier is the bandwidth where the gain for this stage is reduced by 3 dB .  This 
means that the gain is about 0.707 times the DC gain.  The 3 dB  bandwidth of the pre-
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amplifier stage is about 10 MHz .  The transient input and output waveforms at the 
3dB bandwidth frequency of 10 MHz  can be seen in figure 134. 
240 fF
 









Figure 133: Experimental Input and Output Transient Response for the Pre-amplifier Stage with 
a Feedback Resistor Combination of 10k/100k 
 
 
Figure 134: Experimental Input and Output Transient Response for the Pre-amplifier Stage with 
a Feedback Resistor Combination of 10k/100k at the 3dB Bandwidth Frequency of 10MHz 
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Next the pre-amplifier stage is tested with a close loop gain of 100V V .  The 
amplifier is setup with a feedback resistor combination of 10 kΩ /1 MΩ , realized by 
resistors 1R  and 2R  shown in figure 130.  The setup stays the same as that shown in 
figure 132 except for the feedback resistors which are replaced by the 10 kΩ /1 MΩ  
combination.  The input and output transient waveforms for the pre-amplifier stage 
with a closed loop gain of 100V V  are shown in figure 135.  As can be seen in figure 
136 the 3dB bandwidth is 600 kHz  in this case.  The unity gain bandwidth of the pre-
amplifier stage is above 16 MHz  and could not be measured.  This is due to 
instrument limitation since the function generator did not work above 16 MHz .  
Figure 137 shows the input and output transient waveforms at 10 MHz .  As can be 
seen from this figure the output is still not equal to the input transient waveform at 
10 MHz . 
 
Figure 135: Experimental Input and Output Transient Response for the Pre-amplifier Stage with 




Figure 136: Experimental Input and Output Transient Response for the Pre-amplifier Stage with 
a Feedback Resistor Combination of 10k/1M at the 3dB Bandwidth Frequency of 600KHz 
 
 
Figure 137: Experimental Input and Output Transient Response for the Pre-amplifier Stage with 
a Feedback Resistor Combination of 10k/1M at 10MHz 
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After testing the first stage of the pre-amplifier/amplifier chain and validating 
the experimental setup and results, at this point the two stages of the pre-
amplifier/amplifier are tested together.  First the readout circuitry is tested without 
using the capacitive matching and correlated double sampling techniques.  This is to 
make sure that the pre-amplifier/amplifier readout circuitry functions properly.  The 
test setup is shown in figure 138.  The amplifier and pre-amplifier are each setup in 
resistor feedback combination such that they have a closed loop gain of 10V V .  So 
the pre-amplifier/amplifier cascade has a total gain of 100V V .  In order to perform 
this test, a 1 kHz  sinusoidal signal is fed to the pre-amplifier’s input.  The transient 
input and output waveforms for the readout circuitry are shown in figure 139.  The 
first stage has a closed loop gain of 9.6716V V  and the second stage has a gain of 
10.0277V V .  The total gain of the pre-amplifier/amplifier is 96.984V V .  The unity 
gain bandwidth is above 16 MHz and could not be measured due to the function 




Figure 138: Test Setup for the Pre-amplifier/Amplifier Readout Circuitry without Correlated 
Double Sampling and Capacitive Matching 
 
Figure 139: Experimental Input and Output Transient Response for the Pre-amplifier/amplifier 
Readout Circuitry with a Closed Loop Gain of 100V/V 
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Now the same test described above is preformed with a 1 kHz  square wave 
fed into the pre-amplifier/amplifier readout circuitry input.  The transient input and 
output waveforms for the readout circuitry are shown in figure 140.  The first stage 
has a closed loop gain of 9.833V V  and the second stage has a gain of 10.0377V V .  
The total gain of the pre-amplifier/amplifier is 98.7V V .  The unity gain bandwidth is 
above 16 MHz  and could not be measured due to the function generator’s limitations. 
 
Figure 140: Experimental Input and Output Transient Response for the Pre-amplifier/amplifier 
Readout Circuitry with a Closed Loop Gain of 100V/V 
 
In order investigate the frequency spectrum, a 100 kHz  square wave signal is 
fed to the input of the pre-amplifier/amplifier readout circuitry.  The input and output 
transient waveforms for the pre-amplifier/amplifier chain with the 100 kHz  square 
wave signal are shown in figure 141.  The frequency spectrum of the pre-
amplifier/amplifier chain is captured using a spectrum analyzer.  The frequency 
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spectrum for the readout circuitry with a closed loop gain of 100V V  is shown in 
figure 142.  The frequency spectrum is zoomed to the frequencies ranging from 
75 kHz to 275 kHz .  The first harmonic is at 100 kHz  and the second harmonic is at 
200 kHz as expected.  As can be seen from figure 142, the noise peak levels are at 
about -50 dBm .  The first harmonic is measured at -16 dBm  so the noise level is 
34 dB  below the first harmonic.  This means that the signal-to-noise ratio is 50V V . 
 
Figure 141: Experimental Input and Output Transient Response for the Pre-amplifier/amplifier 
Readout Circuitry without Correlated Double Sampling and Capacitive Matching with a Closed 





Figure 142: Frequency Spectrum for the Pre-amplifier/amplifier Readout Circuitry without 
Correlated Double Sampling and Capacitive Matching with a Closed Loop Gain of 100V/V 
 
Now we would like to test the pre-amplifier/amplifier readout circuitry with 
the correlated double sampling employed in the readout circuitry.  The test setup is as 
shown in figure 118 without the matching capacitor matchC .  The Circuit diagram is 
shown in figure 143.  The transient input and output signals for the pre-
amplifier/amplifier chip employing correlated double sampling are shown in figure 
144.  As can be seen the pre-amplifier/amplifier chain has a gain of 96.47V V .  The 





Figure 143: Test Setup for the Pre-amplifier/Amplifier Chain Employing Correlated Double 
Sampling 
 
Figure 144: Experimental Input and Output Transient Response for the Pre-amplifier/amplifier 
Readout Circuitry with a Closed Loop Gain of 100V/V 
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The frequency spectrum for the pre-amplifier/amplifier readout circuitry 
employing correlated double sampling is shown in figure 145.  The first and second 
harmonics can be seen at 100 kHz  and 200 kHz  respectively.  The signal level is at  
-14 dBm .  The peaks of the noise floor are at -70 dBm .  Hence, figure 145 shows that 
the peaks of the noise floor are 56 dB  below the carrier’s first harmonic.  This means 
that the signal-to-noise ratio for the pre-amplifier/amplifier chain employing 
correlated double sampling is 630V V .  This matches the simulation results derived 
in the previous section for the readout circuitry employing correlated double sampling 
without capacitive matching. 
 
Figure 145: Frequency Spectrum for the Pre-amplifier/amplifier Readout Circuitry Employing 
Correlated Double Sampling with a Closed Loop Gain of 100V/V 
 
We would like to compare the experimental results for the pre-
amplifier/amplifier readout circuitry with and without the correlated double sampling 
being employed.  It can be seen from figures 141 and 144 that the gain for the two 
cases are almost the same.  For the scenario where correlated double sampling is not 
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employed, the noise floor peaks are 34 dB  below the first carrier harmonic.  This 
value is increased to 56 dB  for the scenario where correlated double sampling is used 
in the pre-amplifier/amplifier chain.  Experimental results show that with the 
correlated double sampling used in the readout circuitry, the peaks of the noise floor 
are 22 dB  lower with respect to the first harmonic of the carrier.  The signal-to-noise 
ratio is increased by more than an order of magnitude when correlated double 
sampling is added to the circuit. 
Now we would like to test the pre-amplifier/amplifier readout circuitry with 
the correlated double sampling and capacitive matching employed in the readout 
circuitry.  The circuit diagram is as shown in figure 118 and this time the capacitor 
matchC is included for matching purposes.  The actual test setup is shown in figure 146.  
The transient input and output signals for the pre-amplifier/amplifier chip employing 
correlated double sampling are shown in figure 147.  This figure shows that the pre-





Figure 146: Test Setup for the Pre-amplifier/Amplifier Chain Employing Correlated Double 
Sampling and Capacitive Matching  
 
Figure 147: Experimental Input and Output Transient Response for the Pre-amplifier/amplifier 
Readout Circuitry Employing Capacitive Matching and Correlated Double Sampling with a 
Closed Loop Gain of 100V/V 
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The frequency spectrum for the pre-amplifier/amplifier readout circuitry 
employing correlated double sampling and capacitive matching is shown in figure 
148.  The first and second harmonics can be seen at 100 kHz  and 200 kHz  
respectively.  The signal level is at -10 dBm .  The peaks of the noise floor are at -
80 dBm .  Hence, figure 148 shows that the peaks of the noise floor are 70 dB  below 
the signal’s first harmonic.  The signal-to-noise ratio is more than 3000V V .  This 
value is a significant improvement over the case where correlated double sampling 
and capacitive matching techniques are not used in the pre-amplifier/amplifier 
readout circuitry.  This SNR is also a considerable and noteworthy advancement over 
the previously proposed technique by Cook et. al [42]. 
 
Figure 148: Frequency Spectrum for the Pre-amplifier/amplifier Readout Circuitry Employing 
Correlated Double Sampling and Capacitive Matching with a Closed Loop Gain of 100V/V 
 
At this point the results for the pre-amplifier/amplifier chain employing 
capacitive matching and correlated double sampling are compared with the same 
readout circuitry lacking these techniques.  It can be seen from figures 141 and 147 
that the gain for the two cases are almost the same.  For the scenario where correlated 
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double sampling and capacitive matching are not employed, the noise floor peak is 
34 dB  below the first harmonic.  This value is 70 dB  for the pre-amplifier/amplifier 
chain employing correlated double sampling and capacitive matching.  The difference 
is 36 dB  which is more than an order of magnitude.  This shows that the signal-to-
noise ratio is increased by 63 times compared to the case where correlated double 
sampling and capacitive matching are not used. 
To show the importance of capacitive matching, we would also like to 
compare the experimental results for the pre-amplifier/amplifier readout circuitry 
with correlated double sampling, with and without capcitive matching.  It can be seen 
from figures 144 and 147 that the gain for the two cases are almost the same.  For the 
scenario where capacitive matching is not employed, the noise floor peak is 56 dB  
below the first harmonic.  This value is increased to 70 dB  for the scenario where 
capacitive matching is used in the pre-amplifier/amplifier chain.  As can be seen 
when capacitive matching is used along with correlated double sampling in the 
readout circuitry the peak of the noise floor is 14 dB  lower with respect to the first 
harmonic of the carrier. 
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Chapter 8:  Conclusion 
 
 
This dissertation focuses on a novel low noise signal processing chain for high 
output capacitor sensors.  This innovative signal processing chain is aimed at 
increasing the signal-to-noise ratio in pixel detectors and sensors.  The resulting 
system can be used in wide variety of detectors with a range of applications such as 
random access pixel detectors, fully depleted CCDs, hybrid detector systems, and 
superconducting detector arrays. 
A large number of sensors and detectors depend upon accumulating charge on 
a capacitor.  Reset noise resulting from the shot and thermal noise when the sensor is 
reset, causes a charge uncertainty, which is enhanced by the large sensor capacitor.  
As a result, nowadays low noise readout circuitry are of great importance in sensors 
and detectors.  A low noise readout pre-amplifier/amplifier chain is designed for 
CdZnTe gamma ray radiation detectors used by NASA.  The circuit is designed and 
laid out using Cadence.  The circuit is fabricated in 0.13 mµ  CMOS8RF IBM 
technology.  In order to achieve low noise performance correlated double sampling 
and capacitive matching are used in the readout circuitry. 
As discussed in chapter 7, Correlated double sampling is implemented at the 
amplifier input by taking advantage of the fact that the amplifier can perform 
correlated double sampling without the need of additional circuitry.  Correlated 
double sampling can be incorporated into the pre-amplifier/amplifier chain by adding 
only a reset switch and capacitor.  This technique takes a sample of the noise during 
 187 
 
the reset cycle and a sample of the signal plus noise during the amplification cycle.  
By subtracting the two samples any noise source that is correlated to the two samples 
will be ideally removed or minimized.  A slowly varying noise source that is not 
correlated will be reduced in magnitude.  Noise introduced at the output of the pre-
amplifier/amplifier chain consists primarily of kTC noise from the charge sensing 
node.  The kTC noise will be removed by correlated double sampling.  Low frequency 
noise sources will be attenuated by correlated double sampling.  The simulation 
results showed a signal-to-noise ratio of 680V V  which is an order of magnitude 
improvement compared to the previous work done by Cook et. al [42].  The actual 
experimental results revealed a signal-to-noise ratio of 630V V  which matches the 
simulation results very well.  The test results give proof that by using correlated 
double sampling alone the signal-to-noise ratio is actually an order of magnitude 
more than the previously used technique by Cook et. al [42]. 
In order to complete the noise reduction technique, capacitive matching is also 
used along with correlated double sampling at the pre-amplifier input.  This method 
calls for an additional capacitor to be placed at the input of the pre-amplifier/amplifier 
chain.  By using capacitive matching, we are following the principle of impedance 
matching which maximizes the signal power transmission into the amplifier system.  
Simulation results using Cadence Spectre show that the signal-to-noise ratio is 
5300V V .  This is approximately 7 times better than using correlated double 
sampling alone.  The signal-to-noise ratio is 80 times more than the previously used 
techniques.  The experimental results achieve a signal-to-noise ratio of more than 
3000V V  which is very close to the simulation results.  The signal-to-noise ratio 
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achieved from the test results is more than 60 times better than the previously used 
techniques.  Table 7 summarizes the results for the low noise pre-amplifier/amplifier 
chain. 
Simulation Experiment Cook’s readout Circuitry 
SNR Dimensions SNR Dimensions SNR 
5300 /V V  100 µm ×100 µm >3000 /V V  650 µm ×670 µm 60 /V V  
 
Table 7:  Summary and Comparison for the Low Noise Pre-amplifier/Amplifier Chain 
 
A novel auto-zeroing technique has also been introduced in this dissertation.  
This novel technique uses a nulling point other than the amplifier’s input and output 
to perform the auto-zeroing operation.  The auto-zeroing is performed by taking 
advantage of emitter degeneration in the input transistor pair of the differential pair to 
cancel the offset at the output of the amplifier.  So in order to perform the auto-
zeroing operation two emitter degeneration resistors are added to the input transistors.  
In this method, the offset cancellation is done by correcting the output nodes in the 
circuit, which are stationary nodes.  The output voltage is fed back to the emitter 
degenerated resistors.  And based on the voltage, the current in each branch of the 
circuit is changed such that the output offset is canceled.  By using emitter 
degeneration to cancel the offset, this technique increases the linearity of the 
amplifier which is very important in these circuits.  In order to show the improvement 
in the input referred offset, the emitter degeneration auto-zeroing technique was 
applied to a telescopic cascode.  Test results reveal that the input referred offset is 
reduced by approximately an order of magnitude or more.  In most of the test 
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scenarios, the input referred offset voltage is less than 300 Vµ .  The results for the 
auto-zeroing technique are summarized in table 8. 
Telescopic Cascode Auto-zeroed Telescopic Cascode 
Gain Input referred offset voltage Gain Input referred offset voltage 
9.16 /V V  5.98 mV  9.14 /V V 196 Vµ  
67 /V V  3.02 mV  65 /V V  430 Vµ  
 
Table 8: Auto-zeroing Technique Summary 
 
To summarize, the unique contributions of this dissertation are as follows: 
• Developed a low noise pre-amplifier/amplifier chain employing 
correlated double sampling and capacitive matching 
• Implemented correlated double sampling absent of additional circuitry, 
using a reset switch 
• Designed a readout circuit which includes signal processing at the 
point of signal reception 
• Invented a novel auto-zeroing technique by taking advantage of the 
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